A Low-Cost and Energy-Efficient Multiprocessor System-on-Chip for UWB MAC Layer
スポンサーリンク
概要
- 論文の詳細を見る
Ultra-wideband (UWB) technology has attracted much attention recently due to its high data rate and low emission power. Its media access control (MAC) protocol, WiMedia MAC, promises a lot of facilities for high-speed and high-quality wireless communication. However, these benefits in turn involve a large amount of computational load, which challenges the traditional uniprocessor architecture based implementation method to provide the required performance. However, the constrained cost and power budget, on the other hand, makes using commercial multiprocessor solutions unrealistic. In this paper, a low-cost and energy-efficient multiprocessor system-on-chip (MPSoC), which tackles at once the aspects of system design, software migration and hardware architecture, is presented for the implementation of UWB MAC layer. Experimental results show that the proposed MPSoC, based on four simple RISC processors and shared-memory infrastructure, achieves up to 45% performance improvement and 65% power saving, but takes 15% less area than the uniprocessor implementation.
- 2012-08-01
著者
-
Kunieda Hiroaki
The Department Of Electrical And Electronics Engineering Tokyo Institute Of Technology
-
LI Dongju
the Department of Communication and Integrated System, School of Science and Engineering, Tokyo Inst
-
ISSHIKI Tsuyoshi
the Department of Communications and Integrated Systems, Tokyo Institute of Technology
-
XIAO Hao
the Department of Communications and Integrated Systems, Tokyo Institute of Technology
-
KHAN Arif
the Department of Communications and Integrated Systems, Tokyo Institute of Technology
-
NAKASE Yuko
the R&D Group, RICOH Co. LTD.
-
KIMURA Sadahiro
the R&D Group, RICOH Co. LTD.
-
LI Dongju
the Department of Communications and Integrated Systems, Tokyo Institute of Technology
-
NAKASE Yuko
the R&D Group, RICOH Co. LTD.
-
KUNIEDA Hiroaki
the Department of Communications and Integrated Systems, Tokyo Institute of Technology
-
KIMURA Sadahiro
the R&D Group, RICOH Co. LTD.
関連論文
- Routability Analysis of Bit-Serial Pipeline Datapaths (Special Section on VLSI Design and CAD Algorithms)
- Fast Fingerprint Classification Based on Direction Pattern(Image/Visual Signal Processing)(Digital Signal Processing)
- Binary Line-Pattern Algorithm for Embedded Fingerprint Authentication System(Image/Visual Signal Processing)(Digital Signal Processing)
- Systm-MSPA Design of H.263+ Video Encoder/Decoder LSI for Videotelephony Applications(Special Section on VLSI Design and CAD Algorithms)
- A New FPGA Architecture for High Performance Bit-Serial Pipeline Datapath
- Practical Orientation Field Estimation for Embedded Fingerprint Recognition Systems
- A Low-Cost and Energy-Efficient Multiprocessor System-on-Chip for UWB MAC Layer
- A High Level Design of Reconfigurable and High-Performance ASIP Engine for Image Signal Processing