A High Level Design of Reconfigurable and High-Performance ASIP Engine for Image Signal Processing
スポンサーリンク
概要
- 論文の詳細を見る
- 2012-12-01
著者
-
LI Dongju
the Department of Communication and Integrated System, School of Science and Engineering, Tokyo Inst
-
ISSHIKI Tsuyoshi
the Department of Communications and Integrated Systems, Tokyo Institute of Technology
-
KUNIEDA Hiroaki
the Department of Communications and Integrated Systems, Tokyo Institute of Technology
-
LIAO Hsuan-Chun
the Department of Communications and Integrated Systems, Tokyo Institute of Technology
-
ASRI Mochamad
the Department of Communications and Integrated Systems, Tokyo Institute of Technology
関連論文
- Fast Fingerprint Classification Based on Direction Pattern(Image/Visual Signal Processing)(Digital Signal Processing)
- Binary Line-Pattern Algorithm for Embedded Fingerprint Authentication System(Image/Visual Signal Processing)(Digital Signal Processing)
- Systm-MSPA Design of H.263+ Video Encoder/Decoder LSI for Videotelephony Applications(Special Section on VLSI Design and CAD Algorithms)
- A New FPGA Architecture for High Performance Bit-Serial Pipeline Datapath
- Practical Orientation Field Estimation for Embedded Fingerprint Recognition Systems
- A Low-Cost and Energy-Efficient Multiprocessor System-on-Chip for UWB MAC Layer
- A High Level Design of Reconfigurable and High-Performance ASIP Engine for Image Signal Processing