Entropy Decoding Processor for Modern Multimedia Applications
スポンサーリンク
概要
- 論文の詳細を見る
An entropy decoding engine plays an important role in modern multimedia decoders. Previous researches that focused on the decoding performance paid a considerable attention to only one parameter such as the data parsing speed, but they did not consider the performance caused by a table configuration time and memory size. In this paper, we developed a novel method of entropy decoding based on the two step group matching scheme. Our approach achieves the high performance on both data parsing speed and configuration time with small memory needed. We also deployed our decoding scheme to implement an entropy decoding processor, which performs operations based on normal processor instructions and VLD instructions for decoding variable length codes. Several extended VLD instructions are prepared to increase the bitstream parsing process in modern multimedia applications. This processor provides a solution with software flexibility and hardware high speed for stand-alone entropy decoding engines. The VLSI hardware is designed by the Language for Instruction Set Architecture (LISA) with 23Kgates and 110MHz maximum clock frequency under TSMC 0.18µm technology. The experimental simulations revealed that proposed processor achieves the higher performance and suitable for many practical applications such as MPEG-2, MPEG-4, H.264/AVC and AAC.
- 2009-12-01
著者
-
Kunieda H
Department Of Communication And Integrated System Tokyo Institute Of Technology
-
Kunieda Hiroaki
Department Of Communications And Integrated Systems Tokyo Institute Of Technology
-
Kunieda H
Tokyo Inst. Of Technol. Tokyo Jpn
-
Li Dongju
Department Of Communications And Integrated Systems Tokyo Institute Of Technology
-
Li D
Tokyo Inst. Technol. Tokyo Jpn
-
WISAYATAKSIN Sumek
Department of Communications and Integrated Systems, Tokyo Institute of Technology
-
ISSHIKI Tsuyoshi
Department of Communications and Integrated Systems, Tokyo Institute of Technology
-
Isshiki Tsuyoshi
Dept. Of Communications And Integrated Systems Tokyo Institute Of Technology
-
Wisayataksin Sumek
Department Of Communications And Integrated Systems Tokyo Institute Of Technology
-
Li Dongju
Department Of Communication And Integrated System School Of Science And Engineering Tokyo Institute Of Technology
-
Kunieda Hiroaki
Department Of Communication And Integrated System School Of Science And Engineering Tokyo Institute Of Technology
-
Isshiki Tsuyoshi
Department Of Communication And Integrated System School Of Science And Engineering Tokyo Institute Of Technology
関連論文
- Entropy Decoding Processor for Modern Multimedia Applications
- New Rate Control Method with Minimum Skipped Frames for Very Low Delay in H.263+ Codec
- Low Cost SoC Design of H.264/AVC Decoder for Handheld Video Player
- A Multiprocessor SoC Architecture with Efficient Communication Infrastructure and Advanced Compiler Support for Easy Application Development
- Design Optimization of VLSI Array Processor Architecture for Window Image Processing (Special Section on Digital Signal Processing)
- Dedicated Design of Motion Estimator with Bits Truncation Fast Algorithm(Special Section on Digital Signal Processing)
- Fast Fingerprint Classification Based on Direction Pattern(Image/Visual Signal Processing)(Digital Signal Processing)
- A Novel Fingerprint SoC with Bit Serial FPGA Engine (特集:システムLSIの設計技術と設計自動化)
- A New Approach for Datapath Synthesis of Application Specific Instruction Processor
- Automatic Synthesis of a Serial Input Multiprocessor Array (Special Section on VLSI Design and CAD Algorithms)