Bits Truncation Adaptive Pyramid Algorithm for Motion Estimation of MPEG2 (Special Section on Digital Signal Processing)

スポンサーリンク

概要

• 論文の詳細を見る

• copyright(c)1997 IEICE許諾番号：08RB0009In this paper, a new bits truncation adaptive pyramid (BTAP) algorithm for motion estimation is presented. The method employs bits truncation of the gray level from 8 bits to much less bits in the searching algorithm. Compared with conventional fast block matching algorithms, this method drastically improves speed for motion estimation on reduced gray-level images and preserves reasonable performance and algorithm reliability. Bits truncation concept is well combined with hierarchical pyramid algorithm in order to truncate adaptively according to image characteristics. The computation complexity is much less than that of pyramid algorithm and 3-Step motion estimation algorithm because of bit-truncated search and low overhead adaptation. Nevertheless, the PSNR property is also comparable with these two algorithms for various video sequences.

• 社団法人電子情報通信学会の論文
• 1997-08-25

著者

• Ito Kazuhito

  Department Of Applied Physics Grad. Sch. Of Engineering Nagoya University

• Ito Kazuhito

  Department Of Ee System Engineering Saitama University

• Kunieda Hiroaki

  Department Of Communications And Integrated Systems Tokyo Institute Of Technology

• Jiang Li

  Department Of Electrical And Electronic Engineering Tokyo Institute Of Technology

• Kunieda Hiroaki

  Department Of Communication And Integrated System School Of Science And Engineering Tokyo Institute Of Technology

• 伊藤 和人

  Department of Communications and Integrated Systems, Tokyo Institute of Technology

関連論文

• 1P314 KaiCタンパク質の概日振動シミュレーションにおけるリン酸化サイクルとATPase活性の協調(非平衡・生体リズム,第48回日本生物物理学会年会)
• Entropy Decoding Processor for Modern Multimedia Applications
• Mosaic-like distribution of endothelial cell antigens in capillaries and juxta-alveolar microvessels in the normal human lung
• Heterogeneous Distribution of Thrombomodulin and von Willebrand Factor in Endothelial Cells in the Human Pulmonary Microvessels
• Mosaic-like distribution of endothelial cell antigens in capillaries and juxta-alveolar microvessels in the normal human lung
• New Rate Control Method with Minimum Skipped Frames for Very Low Delay in H.263+ Codec
• Low Cost SoC Design of H.264/AVC Decoder for Handheld Video Player
• A Multiprocessor SoC Architecture with Efficient Communication Infrastructure and Advanced Compiler Support for Easy Application Development
• 2P-098 細胞分裂を考慮した分節時計の2次元シミュレーション(分子遺伝・遺伝情報制御,第47回日本生物物理学会年会)
• Characteristics and modifying factors of asbestos-induced oxidative DNA damage
• Deletion and single nucleotide substitution at G:C in the kidney of gpt delta transgenic mice after ferric nitrilotriacetate treatment
• Design Optimization of VLSI Array Processor Architecture for Window Image Processing (Special Section on Digital Signal Processing)
• Dedicated Design of Motion Estimator with Bits Truncation Fast Algorithm(Special Section on Digital Signal Processing)
• A New Approach for Datapath Synthesis of Application Specific Instruction Processor
• Automatic Synthesis of a Serial Input Multiprocessor Array (Special Section on VLSI Design and CAD Algorithms)
• Decomposition of Task-Level Concurrency on C Programs Applied to the Design of Multiprocessor SoC
• A Fingerprint Matching Using Minutia Ridge Shape for Low Cost Match-on-Card Systems(Digital Signal Processing)
• Elucidation of Asbestos-induced Mesothelial Carcinogenesis toward Its Prevention
• Bits Truncation Adaptive Pyramid Algorithm for Motion Estimation of MPEG2 (Special Section on Digital Signal Processing)
• Narrow Fingerprint Sensor Verification with Template Updating Technique
• Optimized Communication and Synchronization for Embedded Multiprocessors Using ASIP Methodology
• A High Level Design of Reconfigurable and High-Performance ASIP Engine for Image Signal Processing
• A Processor Accelerator for Software Decoding of Reed-Solomon Codes
• Flexible and High Performance ASIPs for Pixel Level Image Processing and Two Dimensional Image Processing
• A Design of High Performance Parallel Architecture and Communication for Multi-ASIP Based Image Processing Engine

もっと見る 閉じる

スポンサーリンク