A New Approach for Datapath Synthesis of Application Specific Instruction Processor
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, a systematic method which synthesizes the datapath of Application Specific Instruction Processor (ASIP) is proposed. The behavioral description of application is written in instruction code defined on abstract machine. We introduce register transfer graph (RTG) to represent instructions and synthesis constraint tree to select the combinations of synthesis constraints to explore design space along area and performance axis. The high performance is achieved by scheduling micro-operations of instruction in out-of-order. The practical datapath is synthesized by considering connection geometry as well as the maximum utilization of hardware resources. To reduce connection cost, data transfer paths are minimized by replacing an inefficient data transfer path with its bypass route. The feasibility of the proposed synthesis method is verified with several experimental instruction sequences.
- 社団法人電子情報通信学会の論文
- 1997-08-25
著者
-
Kunieda Hiroaki
Department Of Communications And Integrated Systems Tokyo Institute Of Technology
-
Jang Kyung-sik
Department Of Electrical And Electronic Engineering Tokyo Institute Of Technology
-
Kunieda Hiroaki
Department Of Communication And Integrated System School Of Science And Engineering Tokyo Institute Of Technology
関連論文
- Entropy Decoding Processor for Modern Multimedia Applications
- New Rate Control Method with Minimum Skipped Frames for Very Low Delay in H.263+ Codec
- Low Cost SoC Design of H.264/AVC Decoder for Handheld Video Player
- A Multiprocessor SoC Architecture with Efficient Communication Infrastructure and Advanced Compiler Support for Easy Application Development
- Design Optimization of VLSI Array Processor Architecture for Window Image Processing (Special Section on Digital Signal Processing)
- Dedicated Design of Motion Estimator with Bits Truncation Fast Algorithm(Special Section on Digital Signal Processing)
- A New Approach for Datapath Synthesis of Application Specific Instruction Processor
- Automatic Synthesis of a Serial Input Multiprocessor Array (Special Section on VLSI Design and CAD Algorithms)
- Decomposition of Task-Level Concurrency on C Programs Applied to the Design of Multiprocessor SoC
- A Fingerprint Matching Using Minutia Ridge Shape for Low Cost Match-on-Card Systems(Digital Signal Processing)
- Bits Truncation Adaptive Pyramid Algorithm for Motion Estimation of MPEG2 (Special Section on Digital Signal Processing)
- Narrow Fingerprint Sensor Verification with Template Updating Technique
- Optimized Communication and Synchronization for Embedded Multiprocessors Using ASIP Methodology
- A High Level Design of Reconfigurable and High-Performance ASIP Engine for Image Signal Processing
- Flexible and High Performance ASIPs for Pixel Level Image Processing and Two Dimensional Image Processing
- A Design of High Performance Parallel Architecture and Communication for Multi-ASIP Based Image Processing Engine