GaN-based Direct-coupled FET Logic (DCFL) Digital Circuits Operating at 375℃
スポンサーリンク
概要
- 論文の詳細を見る
- 2006-09-13
著者
-
Chen Kevin
Department Of Electronic And Computer Engineering Hong Kong University Of Science And Technology
-
Lau Kei
Department Of Electronic And Computer Engineering Hong Kong University Of Science And Technology
-
Zhou Yugang
Department Of Electrical And Electronic Engineering Hong Kong University Of Science And Technology
-
CAI Yong
Department of Electrical and Electronic Engineering, Hong Kong University of Science and Technology
-
CHENG Zhiqun
Department of Electrical and Electronic Engineering, Hong Kong University of Science and Technology
-
YANG Zhenchuan
Department of Electrical and Electronic Engineering, Hong Kong University of Science and Technology
-
TANG Chak
Department of Electrical and Electronic Engineering, Hong Kong University of Science and Technology
-
Chen Kevin
Department Of Electrical And Electronic Engineering Hong Kong University Of Science And Technology
-
Lau Kei
Department Of Electrical And Electronic Engineering Hong Kong University Of Science And Technology
-
Tang Chak
Department Of Electrical And Electronic Engineering Hong Kong University Of Science And Technology
-
Cheng Zhiqun
Department Of Electrical And Electronic Engineering Hong Kong University Of Science And Technology
-
Cai Yong
Department Of Electrical And Electronic Engineering Hong Kong University Of Science And Technology
-
Yang Zhenchuan
Department Of Electrical And Electronic Engineering Hong Kong University Of Science And Technology
関連論文
- Invited Channel Engineering of 3-Nitride HEMTs for Enhanced Device Performance (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Invited Channel Engineering of 3-Nitride HEMTs for Enhanced Device Performance (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Device Isolation by Plasma Treatment for Planar Integration of E/D-mode AlGaN/GaN HEMTs
- GaN-based Direct-coupled FET Logic (DCFL) Digital Circuits Operating at 375℃
- Enhancement-Mode AlGaN/GaN HEMTs with Low On-Resistance and Low Knee-Voltage(GaN-Based Devices,Heterostructure Microelectronics with TWHM2005)
- Gain Improvement of Enhancement-mode AlGaN/GaN HEMTs Using Dual-Gate Architectures
- 0.5μm Silicon-on Sapphire Metal Oxide Semiconductor Field Effect Transistor for RF Power Amplifier Applications
- Doping Concentration and Structural Dependences of the Thermal Stability of the 2DEG in GaN-Based High-Electron-Mobility Transistor Structures
- High-Gain and High-Bandwidth AlGaN/GaN High Electron Mobility Transistor Comparator with High-Temperature Operation
- Schottky Source/Drain InAlN/GaN Metal-Insulator-Semiconductor High-Electron-Mobility Transistor with High Breakdown Voltage and Low On-Resistance (Special Issue : Solid State Devices and Materials (2))
- High-Electron-Mobility InN Layers Grown by Boundary-Temperature-Controlled Epitaxy
- AlGaN/GaN-on-Silicon Metal-Oxide-Semiconductor High-Electron-Mobility Transistor with Breakdown Voltage of 800V and On-State Resistance of 3mΩ・cm^2 Using a Complementary Metal-Oxide-Semiconductor Compatible Gold-Free Process
- Effects of structural and electronic characteristics of chalcones on the activation of peroxisome proliferator-activated receptor gamma (PPARγ)
- Inverted-Type InGaAs Metal-Oxide-Semiconductor High-Electron-Mobility Transistor on Si Substrate with Maximum Drain Current Exceeding 2A/mm
- Device Isolation by Plasma Treatment for Planar Integration of Enhancement/Depletion-Mode AlGaN/GaN High Electron Mobility Transistors
- AlGaN/GaN Metal--Oxide--Semiconductor High-Electron-Mobility Transistors with a High Breakdown Voltage of 1400 V and a Complementary Metal--Oxide--Semiconductor Compatible Gold-Free Process
- Enhancement-Mode LaLuO
- Integrated Over-Temperature Protection Circuit for GaN Smart Power ICs
- Device Technology for GaN Mixed-Signal Integrated Circuits
- Gain Improvement of Enhancement-Mode AlGaN/GaN High-Electron-Mobility Transistors Using Dual-Gate Architecture