Size and Interface State Dependence of the Luminescence Properties Si Nanocrystals
スポンサーリンク
概要
- 論文の詳細を見る
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2003-04-30
著者
-
Ahn Chang-geun
Department Of Electronic And Electrical Engineering Pohang University Of Science And Technology
-
KWON Young-Kyu
Department of Electronic and Electrical Engineering, Pohang University of Science and Technology
-
Jang Tae-su
Department Of Electrical Engineering Pohang University Of Science And Technology
-
Kwon Young-kyu
Department Of Electronics Uiduk University
-
Kang Bongkoo
Department Of Electrical Engineering Pohang University Of Science And Technology
-
KIM Kwang-Hee
Department of Electrical Engineering, Kyungpook National University
関連論文
- A two-layer stacked polycrystalline silicon thin film transistor complementary metal oxide semiconductor inverters using laser crystallized channel with high-k and metal gate on Si (Special issue: Solid state devices and materials)
- Fabrication of Two-Layer stacked Poly-Si TFT CMOS Inverters Using Laser Crystallized channel with metal gate on Si Substrate
- SOI-Based Nanoscale CMOS Device Technology(Session 6A Silicon Devices III,AWAD2006)
- Analysis of Interface Property of SiGe-On-Insulator (SGOI) Substrate with a Strained-Si Layer for Nano-CMOS Device Applications(Session 4 Silicon Devices II,AWAD2006)
- SOI-Based Nanoscale CMOS Device Technology(Session 6A Silicon Devices III,AWAD2006)
- Analysis of Interface Property of SiGe-On-Insulator (SGOI) Substrate with a Strained-Si Layer for Nano-CMOS Device Applications(Session 4 Silicon Devices II,AWAD2006)
- SOI-Based Nanoscale CMOS Device Technology
- Analysis of Interface Property of SiGe-On-Insulator (SGOI) Substrate with a Strained-Si Layer for Nano-CMOS Device Applications
- Analysis of Interface Property of SiGe-On-Insulator (SGOI) Substrate with a Strained-Si Layer for Nano-CMOS Device Applications
- Ultrashallow Junction Formation Using Novel Plasma Doping Technology beyond 50nm MOS Devices
- Ultra-Shallow Junction Formation using Novel Plasma Doping Technology beyond 50nm MOS Devices
- Fabrication of 50nm Trigate Silicon On Insulator Metal-Oxide-Silicon Field-Effect Transistor without Source/Drain Activation Annealing
- Low Temperature (≤550℃) Fabrication of CMOS TFT's on Rapid-Thermal CVD Polycrystalline Silicon-Germanium Films
- Low Temperature(≦550℃) CMOS Thin-Film Transistors in RTCVD Poly-Si_Ge_ Films
- Effects of Segregated Ge on Electrical Properties of SiO_2/SiGe Interface
- Size and Interface State Dependence of the Luminescence Properties Si Nanocrystals
- Effects of Sulfide Passivation on the Performance of GaAs MISFETs with Photo-CVD Grown P_3N_5 Gate Insulators
- Impact of Dynamic Stress on Reliability of Nanoscale n-Channel Metal-Oxide-Semiconductor Field-Effect Transistors with SiON Gate Dielectric Operating in a Complementary Metal-Oxide-Semiconductor Inverter at Elevated Temperature (Special Issue : Solid Stat
- Size and Interface State Dependence of the Luminescence Properties in Si Nanocrystals