Optimized Multigrid Strategy for Accurate Flare Modeling with Three-Dimensional Mask Effect in Extreme-Ultraviolet Lithography
スポンサーリンク
概要
- 論文の詳細を見る
Extreme-ultraviolet (EUV) lithography has many critical challenges regarding its implementation in the semiconductor industry. One of the main challenges is flare, the unwanted total integrated light scattering at the wafer level, which reduces the critical dimension and imaging performance. Therefore, EUV flare has been intensively studied and has been compensated by a rule-based method for many years. However, there are few results with regard to developing more accurate and feasible flare-modeling techniques to enable us to satisfy the criteria of the sub-22 nm half pitch (HP) technology node and beyond. In this work, we studied an improved flare-modeling technique considering the interaction of scattered EUV light with a three-dimensional EUV mask topography in order to obtain an accurate flare distribution and an optimized multigrid strategy for generating a flare map over the full-field scale. Also, we proposed a flare-modeling technique based on the pedestal model, which we developed using novel effective reflection coefficients in order to achieve sufficient accuracy. Such an approach is thought to be needed instead of the conventional pattern density approach in preparation for upcoming advanced HP technology nodes or for different absorber materials and illumination angles. Lastly, the need for a flare map shift to compensate for the mask defocus error is introduced and some flare evaluations of mask patterns used in the exposure-dose-monitoring technique were performed.
- 2012-06-25
著者
-
Kim Ohyun
Department Of Electrical And Electronic Engineering
-
Lee Sangheon
Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, Gyeongbuk 790-784, Republic of Korea
-
Lee Junhwan
Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, Gyeongbuk 790-784, Republic of Korea
-
Kim Changreol
Hynix Semiconductor Inc., Cheongju 361-725, Republic of Korea
-
Kim Yongdae
Hynix Semiconductor Inc., Cheongju 361-725, Republic of Korea
-
Kim Sangpyo
Hynix Semiconductor Inc., Cheongju 361-725, Republic of Korea
関連論文
- Low-Temperature-Processed Polycrystalline Silicon Thin-Film Transistors Using Titanium Disilicide Contacts for Source and Drain
- Three-Level Charge-Pumping Technique for Grain-Boundary Trap Evaluation in Polysilicon Thin Film Transistors
- Prevention of Oxygen Incorporation in poly-Si_Ge_x Deposition with Interfacial Amorphous Silicon Layer
- Characterization of Proximity Correction in 100-nm-Regime X-Ray Lithography
- Novel Sub-10nm Polymer Thin Film Resistance Switching Device
- Identification of Grain-Boundary Trap Properties Using Three-Level Charge-Pumping Technique in Polysilicon Thin-Film Transistors
- Analysis of Multilayer Structure for Reflection of Extreme-Ultraviolet Wavelength
- Dose and Shape Modification Proximity Effect Correction for Forward-Scattering Range Scale Features in Electron Beam Lithography
- Low Temperature (≤550℃) Fabrication of CMOS TFT's on Rapid-Thermal CVD Polycrystalline Silicon-Germanium Films
- Low Temperature(≦550℃) CMOS Thin-Film Transistors in RTCVD Poly-Si_Ge_ Films
- PMOS Thin-Film Transistors Fabricated in RTCVD Polycrystalline Silicon Germanium Films
- A Study of Flare Variation in Extreme Ultraviolet Lithography for Sub-22 nm Line and Space Pattern
- Effect of Source/Drain Doping Gradient on Threshold Voltage Variation in Double-Gate Fin Field Effect Transistors as Determined by Discrete Random Doping
- Embedded Touch Sensing Circuit Using Mutual Capacitance for Active-Matrix Organic Light-Emitting Diode Display
- Unipolar Switching Characteristics of Nonvolatile Memory Devices Based on Poly(3,4-ethylenedioxythiophene):Poly(styrene sulfonate) Thin Films
- Unipolar Memory Operation of Resistance Random-Access Memory Using Compliance Current Controller
- Computer Design of Source/Drain Extension Region Profile and Spacer Length in Tri-Gate Body-Tied Fin Field-Effect Transistors with High-$k$ Gate Dielectrics
- Process Optimization for Synthesis of High-Quality Graphene Films by Low-Pressure Chemical Vapor Deposition (Special Issue : Microprocesses and Nanotechnology)
- Effects of Geometrical Fin Parameters on Transfer Characteristics in Triple-Gate Fin Field Effect Transistors
- Optimized Multigrid Strategy for Accurate Flare Modeling with Three-Dimensional Mask Effect in Extreme-Ultraviolet Lithography
- Driving Method Compensating for the Hysteresis of Polycrystalline Silicon Thin-Film Transistors for Active-Matrix Organic Light-Emitting Diode Displays
- Novel Digital Driving Method Using Dual Scan for Active Matrix Organic Light-Emitting Diode Displays
- Nonvolatile Resistive Memory Device Based on Poly(3,4-ethylenedioxythiophene):Poly(styrene sulfonate) Thin Film for Transparent and Flexible Applications
- Fabrication of P-Channel MOS TFT's on Rapid Thermal CVD Polycrystalline Silicon-Germanium Films
- Dose and Shape Modification Proximity Effect Correction for Forward-Scattering Range Scale Features in Electron Beam Lithography