Effects of Geometrical Fin Parameters on Transfer Characteristics in Triple-Gate Fin Field Effect Transistors
スポンサーリンク
概要
- 論文の詳細を見る
We examined the effects of device parameters on the transfer characteristics of triple-gate fin field-effect transistors (FinFETs) using three-dimensional device simulations. Channels were observed to form separately in the corner and main regions of triple-gate FinFETs with a heavy channel doping (for threshold voltage control using a polycrystalline silicon gate). The threshold voltages of the corner and main regions were determined using the transconductance change method. The phenomenon of channel separation is present only if high doping concentrations and corners with no radius of curvature are used in long-channel devices. For channel doping concentrations higher than $5 \times 10^{18}$ cm-3, the corner transistor turns on earlier than the main transistor. This effect is significantly reduced by the use of rounded corners, thin gate oxides, and high dielectrics. However, the earlier conduction of corner regions is not effectively suppressed in body-tied FinFETs even though the corner regions are rounded with a large radius of curvature.
- 2009-06-25
著者
-
Kim Ohyun
Department Of Electrical And Electronic Engineering
-
Moon Dae-hyun
Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang 790-784, Republic of Korea
-
Moon Dae-hyun
Department of Electronic and Electrical Engineering and BK21 Program, Pohang University of Science and Technology, Pohang 790-784, Republic of Korea
-
Song Jae-Joon
Department of Electronic and Electrical Engineering and BK21 Program, Pohang University of Science and Technology, Pohang 790-784, Republic of Korea
-
Song Jae-Joon
Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang 790-784, Republic of Korea
関連論文
- Low-Temperature-Processed Polycrystalline Silicon Thin-Film Transistors Using Titanium Disilicide Contacts for Source and Drain
- Three-Level Charge-Pumping Technique for Grain-Boundary Trap Evaluation in Polysilicon Thin Film Transistors
- Prevention of Oxygen Incorporation in poly-Si_Ge_x Deposition with Interfacial Amorphous Silicon Layer
- Characterization of Proximity Correction in 100-nm-Regime X-Ray Lithography
- Novel Sub-10nm Polymer Thin Film Resistance Switching Device
- Identification of Grain-Boundary Trap Properties Using Three-Level Charge-Pumping Technique in Polysilicon Thin-Film Transistors
- Analysis of Multilayer Structure for Reflection of Extreme-Ultraviolet Wavelength
- Dose and Shape Modification Proximity Effect Correction for Forward-Scattering Range Scale Features in Electron Beam Lithography
- Low Temperature (≤550℃) Fabrication of CMOS TFT's on Rapid-Thermal CVD Polycrystalline Silicon-Germanium Films
- Low Temperature(≦550℃) CMOS Thin-Film Transistors in RTCVD Poly-Si_Ge_ Films
- PMOS Thin-Film Transistors Fabricated in RTCVD Polycrystalline Silicon Germanium Films
- Effect of Source/Drain Doping Gradient on Threshold Voltage Variation in Double-Gate Fin Field Effect Transistors as Determined by Discrete Random Doping
- Embedded Touch Sensing Circuit Using Mutual Capacitance for Active-Matrix Organic Light-Emitting Diode Display
- Unipolar Switching Characteristics of Nonvolatile Memory Devices Based on Poly(3,4-ethylenedioxythiophene):Poly(styrene sulfonate) Thin Films
- Unipolar Memory Operation of Resistance Random-Access Memory Using Compliance Current Controller
- Computer Design of Source/Drain Extension Region Profile and Spacer Length in Tri-Gate Body-Tied Fin Field-Effect Transistors with High-$k$ Gate Dielectrics
- Process Optimization for Synthesis of High-Quality Graphene Films by Low-Pressure Chemical Vapor Deposition (Special Issue : Microprocesses and Nanotechnology)
- Effects of Geometrical Fin Parameters on Transfer Characteristics in Triple-Gate Fin Field Effect Transistors
- Optimized Multigrid Strategy for Accurate Flare Modeling with Three-Dimensional Mask Effect in Extreme-Ultraviolet Lithography
- Driving Method Compensating for the Hysteresis of Polycrystalline Silicon Thin-Film Transistors for Active-Matrix Organic Light-Emitting Diode Displays
- Novel Digital Driving Method Using Dual Scan for Active Matrix Organic Light-Emitting Diode Displays
- Nonvolatile Resistive Memory Device Based on Poly(3,4-ethylenedioxythiophene):Poly(styrene sulfonate) Thin Film for Transparent and Flexible Applications
- Fabrication of P-Channel MOS TFT's on Rapid Thermal CVD Polycrystalline Silicon-Germanium Films
- Dose and Shape Modification Proximity Effect Correction for Forward-Scattering Range Scale Features in Electron Beam Lithography