Application of Electron Projection Lithography to Via Formation in Two-Layer Metallization
スポンサーリンク
概要
- 論文の詳細を見る
In this paper we showed electron projection lithography (EPL) applicability to via formation in a back-end-of-line (BEOL) process for 45-nm technology node through fabricating a two-layer metallization device. We developed a single-layer via-resist process for 45-nm technology node. In order to prevent resist profile deteriorations, we optimized process conditions of a bottom anti-reflective coating (BARC) and an electrical conductive film (ECF). As a result, fine 60-nm ($1:1$) via-patterns were obtained after low-$k$ dry-etching and 67-nm via-holes filling with Cu could be confirmed by using cross-sectional transmission electron microscope (TEM). These results suggested the single-layer via-resist process we developed could be applied for 45-nm technology node. In addition, for 32-nm technology node, we developed a tri-layer via-resist process that had a high resolution compared with a single-layer resist process. There, we could obtain extremely fine 40-nm ($1:1$) top-layer via-resist patterns. We believe that EPL has high applicability to via formation in BEOL process for not only 45-nm but also 32-nm technology node.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2006-06-30
著者
-
Sakaue Hiroshi
Semiconductor Leading Edge Technologies Inc.
-
YAMASHITA Hiroshi
Semiconductor Leading Edge Technologies, Inc.
-
ARIMOTO Hiroshi
Semiconductor Leading Edge Technologies
-
Koike Kaoru
Semiconductor Leading Edge Technologies Inc.
-
Soda Eiichi
Semiconductor Leading Edge Technologies Inc.
-
ISHIGAMI Takashi
Semiconductor Leading Edge Technologies, Inc.
-
MATSUBARA Yoshihisa
Semiconductor Leading Edge Technologies, Inc.
-
Iriki Nobuyuki
Semiconductor Leading Edge Technologies Inc.
-
Matsumaro Kazuyuki
Semiconductor Leading Edge Technologies Inc.
-
Watanabe Tadayoshi
Semiconductor Leading Edge Technologies Inc.
-
Koba Fumihiro
Semiconductor Leading Edge Technologies
-
Koike Kaoru
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Koba Fumihiro
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Watanabe Tadayoshi
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Ishigami Takashi
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Matsumaro Kazuyuki
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Arimoto Hiroshi
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Sakaue Hiroshi
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Iriki Nobuyuki
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Soda Eiichi
Semiconductor Leading Edge Technologies, Inc., 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
関連論文
- Etch-byproduct Pore Sealing for ALD-TaN Deposition on Porous Low-k Film
- Suppression of Transient Enhanced Diffusion by Local-Oxidation-Silicon-Induced Stress
- Suppression of Transient Enhanced Diffusion by LOCOS Induced Stress
- Analysis of Non-Uniform Boron Penetration of Nitrided Oxide in PMOSFETs Considering Two-Dimensional Nitrogen Distribution
- Boron Penetration Enhanced by Gate Ion Implantation Damage in PMOSFETs
- Hydrogen-Enhanced Boron Penetration in PMOS Devices during SiO_2 Chemical Vapor Deposition
- Hydrogen-Enhancing Boron Penetration in P-MOS Devices during SiO_2 Chemical Vapor Deposition
- High-Speed Proximity Effect Correction System for Electron-Beam Projection Lithography by Cluster Processing
- Fast and Simplified Technique of Proximity Effect Correction for Ultra Large Scale Integrated Circuit Patterns in Electron-Beam Projection Lithography
- Evaluation of Performance of Proximity Effect Correction in Electron Projection Lithography
- Application of Electron Projection Lithography to Via Formation in Two-Layer Metallization
- Study of L_ dependence of 2-D carrier profile in N-FET by Scanning Tunneling Microscopy
- Boron Diffusion in SiO_2 Involving High-Concentration Effects
- Scanning Tunneling Microscopy Study of Submicron-Sized pn Junction on Si(001) Surfaces
- Novel via Chain Structure for Failure Analysis at 65 nm-Node Fixing OPC Using Inner and Outer via Chain Dummy Patterns(Microelectronic Test Structures)
- Novel Air-gap Formation Technology Using Ru Barrier Metal for Cu Interconnects with High Reliability and Low Capacitance
- Fabrication of 70-nm-Pitch Two-Level Interconnects by using Extreme Ultraviolet Lithography
- KrF Resist Pattern Monitoring by Ellipsometry
- Etch-Byproduct Pore Sealing for Atomic-Layer-Deposited-TaN Deposition on Porous Low-$k$ Film
- Application of Electron Projection Lithography to Via Formation in Two-Layer Metallization
- High-Speed Proximity Effect Correction System for Electron-Beam Projection Lithography by Cluster Processing
- Highly Accurate Proximity Effect Correction for 100 kV Electron Projection Lithography