Etch-Byproduct Pore Sealing for Atomic-Layer-Deposited-TaN Deposition on Porous Low-$k$ Film
スポンサーリンク
概要
- 論文の詳細を見る
Porous low-$k$ and ultrathin atomic-layer-deposited (ALD)-TaN are expected to be useful materials for Cu interconnects in ULSI devices of the 45-nm technology node and beyond. One problem with integrating these into the Cu interconnect is the Ta penetration which occurs during ALD-TaN deposition. In this work, we propose a novel pore-sealing technique using an etch-byproduct that is deposited on a sidewall of the pattern during reactive-ion-etching of the stopper under the porous low-$k$. It was found that the Ta penetration is completely prevented by the etch-byproduct if the cap insulator for the porous low-$k$ is a SiC/SiO2 multilayer. Two levels of single-damascene Cu interconnects with ALD-TaN and porous low-$k$ were successfully fabricated without the penetration, and good electrical characteristics were obtained for the interconnects.
- 2005-10-15
著者
-
Ogawa Shinichi
Semiconductor Leading Edge Technologies Inc.
-
FURUYA Akira
Semiconductor Leading Edge Technologies Inc. (Selete)
-
Soda Eiichi
Semiconductor Leading Edge Technologies Inc.
-
Shimada Miyoko
Semiconductor Leading Edge Technologies Inc.
-
Ogawa Shinichi
Semiconductor Leading Edge Technologies Inc. (Selete), 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Shimada Miyoko
Semiconductor Leading Edge Technologies Inc. (Selete), 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Furuya Akira
Semiconductor Leading Edge Technologies Inc. (Selete), 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Soda Eiichi
Semiconductor Leading Edge Technologies Inc. (Selete), 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
関連論文
- Plasma Cure Process for Porous SiOCH Films using CF_4 Gas
- Plasma-Enhanced ALD Ru Thin Films on PVD-TaN Films with Smooth Morphology at Low Temperature Using DER Ru Precursor
- Etch-byproduct Pore Sealing for ALD-TaN Deposition on Porous Low-k Film
- Novel via Chain Structure for Failure Analysis at 65 nm-Node Fixing OPC Using Inner and Outer via Chain Dummy Patterns(Microelectronic Test Structures)
- Characterization of Low-k Interconnect Dielectrics by EELS
- Nano-meter order Structures of Porous Low-k Films and their Impacts on Cu/Low-k Processes
- A Low Parasitic Capacitance Scheme by Thermally Stable Titanium Silicide Technology for High Speed Complementary-Metal-Oxide-Semiconductor
- Novel Air-gap Formation Technology Using Ru Barrier Metal for Cu Interconnects with High Reliability and Low Capacitance
- Process-Induced Damage Characterization of Patterned Low-$\kappa$ Film Using Electron Energy Loss Spectroscopy Technique
- Fabrication of 70-nm-Pitch Two-Level Interconnects by using Extreme Ultraviolet Lithography
- Etch-Byproduct Pore Sealing for Atomic-Layer-Deposited-TaN Deposition on Porous Low-$k$ Film
- Application of Electron Projection Lithography to Via Formation in Two-Layer Metallization