A Simple Model of a Single-Electron Floating Dot Memory for Circuit Simulation
スポンサーリンク
概要
- 論文の詳細を見る
- 社団法人応用物理学会の論文
- 1999-01-30
著者
-
AMAKAWA Shuhei
Department of Semiconductor Electronics and Integration Science, Graduate school of advanced Science
-
Amakawa S
School Of Engineering The University Of Tokyo
-
Kanda Kouichi
Department Of Information And Communication Engineering The University Of Tokyo
-
Hoh Koichiro
Vlsi Design And Education Center The University Of Tokyo
-
FUJISHIMA Minoru
Department of Information and Communication Engineering, the University of Tokyo
-
Fujishima M
School Of Frontier Sciences The University Of Tokyo
-
Fujishima Minoru
Department Of Electronic Engineering The University Of Tokyo
-
Fujishima M
Department Of Frontier Informatics Graduate School Of Frontier Sciences The University Of Tokyo
-
Amakawa Shuhei
Department Of Semiconductor Electronics And Integration Science Graduate School Of Advanced Sciences
-
Amakawa Shuhei
Department of Information and Communication Engineering, the University of Tokyo,
関連論文
- C-12-13 4.8GHz CMOSパルス注入同期型周波数逓信器(C-12. 集積回路BC(クロック・発振器),一般セッション)
- 7%のチューニングレンジを持つ76GHzCMOS電圧制御発振器(アナログ・デジアナ・センサ,通信用LSI)
- C-12-21 58.8/39.2GHzデュアルモードCMOS周波数分周器(C-12.集積回路C(アナログ),一般講演)
- 7%のチューニングレンジを持つ76GHz CMOS電圧制御発振器 (情報センシング)
- C-12-15 CMOSミリ波低雑音増幅器の設計フロー(増幅器,C-12.集積回路,一般セッション)
- RF CMOS Integrated Circuit: History, Current Status and Future Prospects
- シールドつきMIMキャパシタに対する鏡像効果を考慮したスケーラブルモデル(無線/画像処理,システムオンシリコン設計技術並びにこれを活用したVLSI)
- C-12-14 CMOS注入同期用直交出力電圧制御発振器(C-12. 集積回路BC(クロック・発振器),一般セッション)
- 60GHz CMOSパルス発生器(学生・若手研究会)
- C-12-61 60GHz高利得電流駆動受動CMOSミキサ(C-12. 集積回路AC(RFモデリング),一般セッション)
- CT-1-3 ミリ波CMOS(CT-1.CMOSを越える革新デバイスの現状と展望,チュートリアル講演,ソサイエティ企画)
- C-12-22 60GHz CMOSパルス発生器(C-12.集積回路C(アナログ),一般講演)
- 3.3mW 11-times CMOS frequency multiplier (集積回路)
- 4.8GHz CMOS Frequency Multiplier Using Subharmonic Pulse-Injection Locking for Spurious Suppression
- A Scalable Model of Shielded Capacitors Using Mirror Image Effects(Recent Technologies for Microwave and Millimeter-wave Passive Devices)
- Charging and Retention Times in Silicon-Floating-Dot-Single-Electron Memory
- A Simple Model of a Single-Electron Floating Dot Memory for Circuit Simulation
- Single-Electron Circuit Simulation (Special Issue on Technology Challenges for Single Electron Devices)
- Proposal of a Schottky-Barrier SET Aiming at a Future Integrated Device (Special Issue on New Concept Device and Novel Architecture LSIs)
- Correlated Electron-Hole Transport in Capacitively-Coupled One-Dimensional Tunnel Junction Arrays ( Quantum Dot Structures)
- Estimation of Cotunneling in Single-Electron Logic and Its Suppression
- Cotunneling-Tolerant Single-Electron Logic
- Circuit Simulators Aiming at Single-Electron Integration
- 16-Qubit Quantum-Computing Emulation Based on High-Speed Hardware Architecture
- An Integrated Low-Power CMOS Up-Conversion Mixer Using New Stacked Marchand Baluns(Analog and Communications,Low-Power, High-Speed LSIs and Related Technologies)
- Physical Mechanism of Chaos in Thyristors and Coupled-Transistor Structures
- New On-Chip De-Embedding for Accurate Evaluation of Symmetric Devices
- A Compactly Integrated Random-Signal Source Using Chaos Multivibrator
- Analysis of a Multivibrator-Based Simple CMOS Chaos Generator (Special Section on Nonlinear Theory and Its Applications)
- Single-Electron Transistor in Silicon-on-Insulator with Schottky-Contact Tunnel Barriers ( Quantum Dot Structures)
- Analysis of Chaos in Capacitance-npn-Transistor Pair and Its Application to Neuron Element
- Emulation of Quantum Computing by Parallel Finite Impulse Responses
- RF CMOS Integrated Circuit : History, Current Status and Future Prospects
- High-Attenuation Power Line for Wideband Decoupling
- Simple and Stable Single-Electron Logic Utilizing Tunnel-Junction Load
- C-2-20 CMOS Variable Gain Amplifier using Gain-Boosting Resonator
- Device Modeling Techniques for High-Frequency Circuits Design Using Bond-Based Design at over 100GHz
- Through-Only De-embedding for On-Chip Symmetric Devices
- Prospective Silicon Applications and Technologies in 2025
- Efficient Quantum Computing Emulation System with Unitary Macro-Operations
- Estimation of Cotunneling in Single-Electron Logic and Its Suppression
- 16-Qubit Quantum-Computing Emulation Based on High-Speed Hardware Architecture