Moisture Induced Hump Characteristics of Shallow Trench-Isolated Sub-1/4μm nMOSFET
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, short-channel hump characteristics of nMOSFETs (W/L_<eff>=15/0.25um) fabricated with 0.23um STI DRAM technology, induced by moisture not by the field oxide recess, have been firstly investigated. LPCVD TEOS(LP-TEOS) ILD over poly-Si gate of nMOSFETs generates moisture, which isn't diffused out of LP-TEOS layer due to the upper capping SiN layer, generally used for etch stopper layer during formation of the DRAM cell capacitor, but diffuses into the gate edge, and induces short-channel humps. Based on the extensive experimental results, we obviously show that the short-channel hump phenomena are caused by diffusion of moisture from LP-TEOS. To eliminate moisture in the LP-TEOS layer by out-gassing, the vacuum anneal or RTP prior to the deposition of the capping SiN(300Å) layer was carried out. As the result, short-channel humps of nMOSFETs were successfully suppressed.
- 社団法人電子情報通信学会の論文
- 1999-07-23
著者
-
Lee S‐h
Memory Research And Development Division Hyundai Electronics Industries
-
Park Sung-kye
Pg.1 R&d Division Lg Semicon Co. Ltd.
-
Lee Seong-hoon
Dram Design Memory Product & Technology Development Division Hyundai-electronics Industries
-
Lee Sang-ho
Pg.1 R&d Division Lg Semicon Co. Ltd.
-
Lee Young-chul
Pg.1 R&d Division Lg Semicon Co. Ltd.
-
Lee H
大阪大 産科研
-
Park Sung-Kye
PG.1, R&D Division, LG Semicon Co. Ltd.
-
Lee Young-Chul
PG.1, R&D Division, LG Semicon Co. Ltd.
-
Suh Moon-Sik
PG.1, R&D Division, LG Semicon Co. Ltd.
-
Lee Sang-Ho
PG.1, R&D Division, LG Semicon Co. Ltd.
-
Lee Hyung
Dept. of Electrical Engineering, Andong National University
-
Yoon Gyu-Han
PG.1, R&D Division, LG Semicon Co. Ltd.
-
Lee Hyung
Dept. Of Electrical Engineering Andong National University
-
Yoon Gyu-han
Hyundai Electronics Industries Co. Ltd.
-
Suh Moon-sik
Pg.1 R&d Division Lg Semicon Co. Ltd.
-
Lee Y‐c
Kyungpook National Univ. Daegu Kor
-
Suh Moon-Sik
PG.1, R&D Division, LG Semicon Co. Ltd.
-
Lee Young-Chul
PG.1, R&D Division, LG Semicon Co. Ltd.
関連論文
- Characteristics of Dual Polymetal(W/WNx/Poly-Si)Gate Complementary Metal Oxide Semiconductor for 0.1 μm Dynamic Random Access Memory Technology
- Characteristics of Dual Polymetal (W/WNx/Poly-Si) Gate CMOS for 0.1μm DRAM Technology
- A 0.1μm CMOS Technology using W/WN_x/Polysilicon Dual Gate Electrode for 4G DRAM and Beyond
- A 0.1μm CMOS Technology using W/WN_x/Polysilicon Dual Gate Electrode for 4G DRAM and Beyond
- A 0.1μm CMOS Technology using W/WN_x/Polysilicon Dual Gate Electrode for 4G DRAM and Beyond
- Simple Formulas for Interconnect Delay and Crosstalk Considering the Transition Time of Ramp Signals
- Simple Formulas for Interconnect Delay and Crosstalk Considering the Transition Time of Ramp Signals
- Simple Formulas for Interconnect Delay and Crosstalk Considering the Transition Time of Ramp Signals
- Moisture Induced Hump Characteristics of Shallow Trench-Isolated Sub-1/4μm nMOSFET
- Moisture Induced Hump Characteristics of Shallow Trench-Isolated Sub-1/4μm nMOSFET
- Moisture Induced Hump Characteristics of Shallow Trench-Isolated Sub-1/4 μm nMOSFET
- Development of New Etching Algorithm for Ultra Large Scale Integrated Circuit and Application of ICP (Inductive Coupled Plasma) Etcher
- Development of New Etching Algorithm for Ultra Large Scale Integrated Circuit and Application of ICP (Inductive Coupled Plasma) Etcher
- Development of New Etching Algorithm for Ultra Large Scale Integrated Circuit and Application of ICP (Inductive Coupled Plasma) Etcher
- Ultra-Low Energy Ion Implant Profile Prediction for sub 0.1μm Technologies
- Ultra-Low Energy Ion Implant Profile Prediction for sub 0.1μm Technologies
- Ultra-Low Energy Ion Implant Profile Prediction for sub 0.1μm Technologies
- Study of Optimization Guidelines on Nitrogen Concentration in Nitrided Oxide for Logic and Dynamic Random Access Memory Application
- New Optimazation Guidelines on Nitrogen Concentration in NO Gate Dieletrics for Advanced Logic and DRAM Application