高性能サンプル・ホールド回路とその応用

概要

論文の詳細を見る
Recently, various portable devices become smaller and smaller, so that the mixed digital and analog LSI isdesired to integrate them on a chip. The data converter is an important circuit to realize the mixed digitaland analog LSI. The data converter need the conversion time for the quantization and the encode. Therefore,sample and hold (S/H) circuits are necessary to maintain a part of analog information temporarily. However,MOS switches cannot be deeply turned on because enough overdrive voltage cannot be supplied to gates ofMOS switches under the low-voltage condition.In this dissertation, the CMOS S/H circuit with the clock boost technique and the input signal trackingtechnique is proposed. As the results, the proposed circuit reduces the effect of charge injection and feedthroughwith maintaining low-voltage, low-distortion and rail-to-rail operation. Next, as an application of the proposedS/H circuit, ΔΣ deta converter is designed. The circuits proposed in this dissertation are evaluated throughStar-HSPICE simulations.
宮崎大学の論文