Reliable Cache Architectures and Task Scheduling for Multiprocessor Systems

スポンサーリンク

概要

• 論文の詳細を見る

• This paper proposes a task scheduling approach for reliable cache architectures (RCAs) of multiprocessor systems. The RCAs dynamically switch their operation modes for reducing the usage of vulnerable SRAMs under real-time constraints. A mixed integer programming model has been built for minimizing vulnerability under real-time constraints. Experimental results have shown that our task scheduling approach achieved 47.7-99.9% less vulnerability than a conventional one.

• 電子情報通信学会,The Institute of Electronics, Information and Communication Engineersの論文
• 2008-04-01

著者

• Sugihara Makoto

  Department of Cardiology, Fukuoka Tokushukai Medical center

• Murakami Kazuaki

  School Of Information Science And Electrical Engineering Department Of Informatics Kyushu University

• Murakami Kazuaki

  Department Of Electronics Engineering And Computer Science Fukuoka University

• Ishihara Tohru

  System Lsi Research Center Kyushu University

• Sugihara M

  Department Of Information And Computer Sciences Toyohashi University Of Technology

• Sugihara Makoto

  Department Of Cardiology Fukuoka Tokushukai Medical Center

• Sugihara Makoto

  Department Of Information And Computer Sciences Toyohashi University Of Technology

• Sugihara Makoto

  Toyohashi Univ. Technol. Toyohashi‐shi Jpn

• Ishihara Tohru

  Kyushu Univ. Fukuoka‐shi Jpn

• Murakami Kazuaki

  Department Of Computer Science And Communication Engineering Kyushu University

関連論文

• Safety and efficacy of antihypertensive therapy with add-on angiotensin II type 1 receptor blocker after successful coronary stent implantation
• PE-307 Diabetic Mellitus was an Independent Predictor Involved in Restenosis Sirolimus-eluting Stent Implantation(Restenosis, basic/clinical-4 (IHD) PE52,Poster Session (English),The 70th Anniversary Annual Scientific Meeting of the Japanese Circulation S
• PE-093 DRIVER, Cobalt Alloy Stent, Can be a Positive Choice in Non-DM Patients with Low TLR Risk Even in DES Era(Coronary revascularization, PCI-10 (IHD) PE16,Poster Session (English),The 70th Anniversary Annual Scientific Meeting of the Japanese Circulat
• C-12-32 演算器配列型アクセラレータの温度解析(C-12.集積回路,一般セッション)
• SRAM/DRAMハイブリッド・キャッシュにおける実行時動作モード決定法の提案
• D-1-5 掌紋による生体認証の計算時間と精度の関係(D-1.コンピュテーション,一般セッション)
• クラウド環境によるOpenNSIMインターコネクトシミュレーションサービス
• クラウド環境によるOpenNSIMインターコネクトシミュレーションサービス
• C-12-31 命令フェッチ機構の共有に基づく低消費エネルギー化手法の提案(C-12.集積回路,一般セッション)
• Association between cardiac function and metabolic factors including adiponectin in patients with acute myocardial infarction
• Characterization of Differences in Inflammatory Markers and Lymphocyte Subsets at Culprit Lesions in Patients with Stable Angina and Acute Myocardial Infarction
• Quantitative Evaluation of State-Preserving Leakage Reduction Algorithm for L1 Data Caches
• Long-Term Efficacy of Edaravone in Patients With Acute Myocardial Infarction(Acute Myocardial Infarction, Clinical (Diagnosis/Treatment) 7 (IHD), The 69th Annual Scientific Meeting of the Japanese Circulation Society)
• Thioredoxin Level is Reduced by Edaravone in Patients with Acute Myocardial Infarction(Acute Coronary Syndrome/Changing Strategy (IHD), The 69th Annual Scientific Meeting of the Japanese Circulation Society)
• Hierarchical Intellectual Property Protection Using Partially-Mergeable Cores(Special Section on VLSI Design and CAD Algorithms)
• Proposal of a Desk-Side Supercomputer with Reconfigurable Data-Paths Using Rapid Single-Flux-Quantum Circuits
• Improving Performance and Energy Saving in a Reconfigurable Processor via Accelerating Control Data Flow Graphs
• Technology Mapping Technique for Increasing Throughput of Character Projection Lithography(Lithography-Related Techniques,Fundamentals and Applications of Advanced Semiconductor Devices)
• Cell Library Development Methodology for Throughput Enhancement of Character Projection Equipment (CAD, VLSI Design Technology in the Sub-100nm Era)
• Character Projection Mask Set Optimization for Enhancing Throughput of MCC Projection Systems
• Test Architecture Optimization for System-on-a-Chip under Floorplanning Constraints(Test)(VLSI Design and CAD Algorithms)
• Reliable Cache Architectures and Task Scheduling for Multiprocessor Systems
• Architectural-Level Soft-Error Modeling for Estimating Reliability of Computer Systems(VLSI Design Technology,VLSI Technology toward Frontiers of New Market)
• PJ-150 Differences of Inflammatory Markers and Lymphocyte Subsets at the Culprit Lesions between Patients with Stable Angina and Acute Coronary Syndromes(Acute coronary syndrome, basic/clinical-8, The 71st Annual Scientific Meeting of the Japanese Circula
• Developing an architecture for a single-flux quantum based reconfigurable accelerator (集積回路)
• Rapid Design Space Exploration of a Reconfigurable Instruction-Set Processor
• A Reconfigurable Functional Unit with Conditional Execution for Multi-Exit Custom Instructions
• Temperature-Aware Configurable Cache to Reduce Energy in Embedded Systems
• A hybrid design space exploration approach for a coarse-grained reconfigurable accelerator (システムLSI設計技術)
• A hybrid design space exploration approach for a coarse-grained reconfigurable accelerator (VLSI設計技術)
• A hybrid design space exploration approach for a coarse-grained reconfigurable accelerator (コンピュータシステム)
• A hybrid design space exploration approach for a coarse-grained reconfigurable accelerator (リコンフィギャラブルシステム)
• The potential of temperature-aware configurable cache on energy reduction (計算機アーキテクチャ)
• The potential of temperature-aware configurable cache on energy reduction (集積回路)
• Custom Instructions with Multiple Exits : Generation and Execution
• Custom Instructions with Multiple Exits : Generation and Execution
• A Reconfigurable Functional Unit for Adaptable Custom Instructions
• A Reconfigurable Functional Unit for Adaptable Custom Instructions(集積回路技術とアーキテクチャ技術の協調・融合へ向けた,プロセッサ,並列処理,システムLSIアーキテクチャ及び一般)
• An Adaptive Dynamic Extensible Processor
• データ値の局所性を利用したライン共有キャッシュの提案
• 稼働コア数制限に基づくマルチコア・プロセッサ性能向上手法の提案
• 温度を考慮した3次元積層LSI向け低消費エネルギーL2キャッシュの提案
• Way-Scaling to Reduce Power of Cache with Delay Variation
• Performance Models for MPI Collective Communications with Network Contention
• Instruction Encoding for Reducing Power Consumption of I-ROMs Based on Execution Locality
• Trends in High-Performance, Low-Power Cache Memory Architectures
• Omitting Cache Look-up for High-Performance, Low-Power Microprocessors(Special Issue on High-Performance and Low-Power Microprocessors)
• 画像認識向け3次元積層アクセラレータ・アーキテクチャの検討
• A Multi-Performance Processor for Reducing the Energy Consumption of Real-Time Embedded Systems
• シミュレーション結果の再利用によるキャッシュ・ミス率予測技術
• On Synthesizing a Reliable Multiprocessor for Embedded Systems
• Character-Size Optimization for Reducing the Number of EB Shots of MCC Lithographic Systems
• Hyperscalar Processor Architecture and the Preliminary Performance Evaluation
• PPRAM (Parallel Processing RAM) : A Merged-DRAM/Logic System-LSI Architecture
• A Message-Pool-Based Parallel Operating System for the Kyushu University Reconfigurable Parallel Processor : Parallel Creation of Multiple Threads
• Reliability Inherent in Heterogeneous Multiprocessor Systems and Task Scheduling for Ameliorating Their Reliability
• A Dynamic Continuous Signature Monitoring Technique for Reliable Microprocessors
• 画像認識向け3次元積層アクセラレータ・アーキテクチャの検討(プロセッサ,DSP,画像処理技術及び一般)
• 画像認識向け3次元積層アクセラレータ・アーキテクチャの検討(プロセッサ,DSP,画像処理技術及び一般)
• 画像認識向け3次元積層アクセラレータ・アーキテクチャの検討(プロセッサ,DSP,画像処理技術及び一般)
• PTaaS(Platform for Tool as a Service) : クラウドサービスを通じて開発ツールを提供する(設計手法及び一般,デザインガイア2011-VLSI設計の新しい大地-)
• システムLSIの消費エネルギー見積もりの高精度化に関する検討(アーキテクチャと評価,デザインガイア2011-VLSI設計の新しい大地-)
• システムLSIの消費エネルギー見積もりの高精度化に関する検討(アーキテクチャと評価,デザインガイア2011-VLSI設計の新しい大地-)
• SystemCトランザクションレベルモデルのシミュレーション高速化手法の検討(異種デバイス集積化/高密度実装技術,デザインガイア2011-VLSI設計の新しい大地-)
• SystemCトランザクションレベルモデルのシミュレーション高速化手法の検討(異種デバイス集積化/高密度実装技術,デザインガイア2011-VLSI設計の新しい大地-)
• 参照密度関数に基づく参照局所性の形式化の試行(理論とアルゴリズム,デザインガイア2011-VLSI設計の新しい大地-)
• Implementation of Stack Data Placement and Run Time Management Using a Scratch-Pad Memory for Energy Consumption Reduction of Embedded Applications
• Comparison of the Efficacies of Irbesartan and Olmesartan after Successful Coronary Stent Implantation
• Optimisations Techniques for the Automatic ISA Customisation Algorithm

もっと見る 閉じる

スポンサーリンク