A Multi-Performance Processor for Reducing the Energy Consumption of Real-Time Embedded Systems

スポンサーリンク

概要

• 論文の詳細を見る

• This paper proposes an energy efficient processor which can be used as a design alternative for the dynamic voltage scaling (DVS) processors in embedded system design. The processor consists of multiple PE (processing element) cores and a selective set-associative cache memory. The PE-cores have the same instruction set architecture but differ in their clock speeds and energy consumptions. Only a single PE-core is activated at a time and the other PE-cores are deactivated using clock gating and signal gating techniques. The major advantage over the DVS processors is a small overhead for changing its performance. The gate-level simulation demonstrates that our processor can change its performance within 1.5 microsecond and dissipates about 10 nano-joule while conventional DVS processors need hundreds of microseconds and dissipate a few micro-joule for the performance transition. This makes it possible to apply our multi-performance processor to many real-time systems and to perform finer grained and more sophisticated dynamic voltage control.

• 2010-12-01

著者

• Ishihara Tohru

  System Lsi Research Center Kyushu University

関連論文

• Reliable Cache Architectures and Task Scheduling for Multiprocessor Systems
• Architectural-Level Soft-Error Modeling for Estimating Reliability of Computer Systems(VLSI Design Technology,VLSI Technology toward Frontiers of New Market)
• Way-Scaling to Reduce Power of Cache with Delay Variation
• A Multi-Performance Processor for Reducing the Energy Consumption of Real-Time Embedded Systems

スポンサーリンク