Silicon Nanowire Schottky Barrier NMOS Transistors
スポンサーリンク
概要
- 論文の詳細を見る
- 2007-09-19
著者
-
LO G.
Institute of Microelectronics
-
SINGH N.
Institute of Microelectronics
-
CHI D.
Institute of Materials Research & Engineering
-
HOE K.
Institute of Microelectronics
-
Pey K.
School Of Electrical And Electronic Engineering Nanyang Technological University
-
Chi D.
Institute Of Materials Research And Engineering
-
TAN E.
School of Electrical and Electronic Engineering, Nanyang Technological University
-
LEE P.
School of Materials Science and Engineering, Nanyang Technological University
-
CUI G.
School of Electrical and Electronic Engineering, Nanyang Technological University
-
Tan E.
School Of Electrical And Electronic Engineering Nanyang Technological University
-
Cui G.
School Of Electrical And Electronic Engineering Nanyang Technological University
-
Lee P.
School Of Materials Science And Engineering Nanyang Technological University
関連論文
- Bendable High-Performance Electronic Devices (Active Transistor, High-Density Interconnect and Passive-MIM Capacitors) on Flexible Organic-Substrate
- Ultra-Narrow Silicon Nanowire (-3nm) Gate-All-Around MOSFETs
- Fully-depleted ultra narrow (-10nm) body Gate-All-Around CMOS transistors
- Behavior of Effective Work Function in Metal/High-K Gate Stack under High Temperature Process
- Strained Ge-rich SiGe Nanowire pFETs with High-κ/Metal Gate Fabricated using Germanium Condensation Technique
- Si Quantum Dot TFT Nonvolatile Memory for System-On-Panel Applications
- Impacts of Body Contact Structures on SOI NMOSFET DC, RF, and 1/f Noise Characteristics
- Integration of 0.45-mm^2 On-Chip-Antenna (OCA) with High Output Power for 2.45GHz RFID Tag
- Visible Light Emission from Controlled α-Si/SiN Multi-layer Structures
- Material and Electrical Characterization of Nickel Germanide for p-channel Germanium Schottky Source/Drain Transistors
- Practical Solutions to Enhance EWF Tunability of Ni FUSI Gates on HfO_2
- Highly Manufacturable CMOSFETs with Single High-k (HfLaO) and Dual Metal Gate Integration Process
- CMOS Compatible Si-Nanowire Inverter Logic Gate for Low Power Applications
- Device Performance and Reliability Considerations of Biaxially Strained Si by Wafer-Bonding-Technology
- A Novel Approach to Fabricate-120nm Thick Fully Relaxed Ge-on-Insulator
- MOVPE Prepared ZnO/Si Heterojunction Diodes with Dual Functions : Light-Emission and UV Photo-Detection
- Enhanced Thermal Stability of Nickel Germanide with Ultrathin Ti Layer
- Pt-germanide Formed by Laser Annealing and Its Application for Schottky Source/Drain MOSFET Integrated with TaN/CVD-HfO_2/Ge Gate Stack
- Characterization of the Sc_2O_3/La_2O_3 High-κ Gate Stack by STM
- Integration of Dual Channels MOSFET on Defect-Free, Tensile-Strained Germanium on Silicon
- Silicon Nanowire Schottky Barrier NMOS Transistors
- Tuning of Work Function of Er-germanide Metal Gates on High-K Dielectric
- Workfunction Adjustment Using Thin Metal Film (Ti, Pd) under FUSI Gate Electrode and Laser Annealing