Key mechanisms for improved EM lifetime of CoWP capped Cu interconnects

スポンサーリンク

概要

論文の詳細を見る
2006-09-13

著者

関連論文

Accurate Modeling Method for Cu Interconnect
Statistical Corner Conditions of Interconnect Delay (Corner LPE Specifications)
A Robust Embedded Ladder-Oxide/Cu Multilevel Interconnect Technology for 0.13μm Complementary Metal Oxide Semiconductor Generation
Chip-Level Performance Improvement Using Triple Damascene Wiring Design Concept for the 0.13μm CMOS Generation and Beyond(Novel Device Architectures and System Integration Technologies)
Chemical vapor deposition of nanocarbon on electroless NiB catalyst using ethanol precursor (Special issue: Advanced metallization for ULSI applications)
Dual Damascene Interconnect Technology for 130-nm-node Complementary Metal-Oxide-Semiconductor Devices Using Ladder-Oxide Film
Grain Growth Enhancement of Electroplated Copper Film by Supercritical Annealing
Chip-Level Performance Maximization Using ASIS (Application-Specific Interconnect Structure) Wiring Design Concept for 45nm CMOS Generation(Device,Low-Power, High-Speed LSIs and Related Technologies)
Key mechanisms for improved EM lifetime of CoWP capped Cu interconnects
Current Induced Grain Growth of Electroplated Copper Film (Special Issue : Advanced Metallization for ULSI Applications)
Barrier Integrity of Electroless Diffusion Barriers and Organosilane Monolayer against Copper Diffusion under Bias Temperature Stress
Low-Resistance Metal Contacts for Nanocarbon/Cobalt Interconnects
Heat-Resistant Co--W Catalytic Metals for Multilayer Graphene Chemical Vapor Deposition
Low-Resistance Metal Contacts for Nanocarbon/Cobalt Interconnects (Special Issue : Advanced Metallization for ULSI Applications)

もっと見る

スポンサーリンク