Suppression of Hole Injection into the Tunnel Oxides of Flash Memories
スポンサーリンク
概要
- 論文の詳細を見る
- 1997-09-16
著者
-
Kobayashi Takashi
Central Research Laboratory Hitachi Ltd.
-
Okuyama Yutaka
Central Research Laboratory Hitachi Ltd.
-
Kimura Katsutaka
Central Research Lab. Hitachi Ltd.
-
Kimura Katsutaka
Central Research Laboratory Hitachi Ltd.
関連論文
- Anomalous Leakage Current Model for Retention Failure in Flash Memories
- Fabrication of Less Than a 10 nm Wide Polycrystalline Silicon Nano Wire
- A 126mm^2 4-Gb Multilevel AG-AND Flash Memory with Inversion-Layer-Bit-Line Technology(Integrated Electronics)
- Sputtering Conditions and Properties of In-Plane-Aligned Y-Ba-Cu-O Films for Devices Application(Recent Progress in Oxide Thin Films by Sputtering)
- Fabrication and Properties of Planar Intrinsic Josephson Junctions with In-Plane Aligned YBCO Films(Special Issue on Superconductive Electronics)
- Programming and Program-Verification Methods for Low-Voltage Flash Memories Using a Sector Programming Scheme
- A High-Endurance Read/Write Scheme for Half-V_cc Plate Nonvolatile DRAMs with Ferroelectric Capacitors(Special Issue on Nonvolatile Memories)
- High-Reliability Programming Method Suitable for Flash Memories of More Than 256Mb
- Dynamic Terminations for Low-Power High-Speed Chip Interconnection in Portable Equipment
- The Advantages of a DRAM-Based Digital Architecture for Low-Power, Large-Scale Neuro-Chips
- Trends in High-Density Flash Memory Technologies(Flash Memory)(New Era of Nonvolatile Memories)
- P-Type Polysilicon Processing Temperature Reduction Using In Situ Boron-Doped Amorphous Silicon
- A 130-nm CMOS 95-mm^2 1-Gb Multilevel AG-AND-Type Flash Memory with 10-MB/s Programming Throughput(Integrated Electronics)
- Selective-Capacitance Constant-Charge-Injection Programming Scheme for High-Speed Multilevel AG-AND Flash Memories(Memory,Low-Power, High-Speed LSIs and Related Technologies)
- Suppression of Hole Injection into the Tunnel Oxides of Flash Memories