High-Reliability Programming Method Suitable for Flash Memories of More Than 256Mb
スポンサーリンク
概要
- 論文の詳細を見る
- 1995-08-21
著者
-
KATO Masataka
Semiconductor & Integrated Circuits, Hitachi Ltd.
-
Kimura Katsutaka
Central Research Laboratory, Hitachi, Ltd.
-
Kawahara Takayuki
Central Research Laboratory Hitachi Ltd.
-
MIYAMOTO Naoki
Hitachi Device Engineering, Co., Ltd.
-
SAEKI Syun-ichi
Hitachi Device Engineering, Co., Ltd.
-
JYOUNO Yusuke
Semiconductor & Integrated Circuits Division, Hitachi Ltd.
-
Kimura Katsutaka
Central Research Lab. Hitachi Ltd.
-
Saeki Syun-ichi
Hitachi Device Engineering Co. Ltd.
-
Jyouno Yusuke
Semiconductor & Integrated Circuits Division Hitachi Ltd.
-
Kato Masataka
Semiconductor & Integrated Circuits Division Hitachi Ltd.
-
Miyamoto Naoki
Hitachi Device Engineering Co. Ltd.
-
KAWAHARA Takayuki
Central Research Laboratory, Hitachi Ltd.
関連論文
- Anomalous Leakage Current Model for Retention Failure in Flash Memories
- Programming and Program-Verification Methods for Low-Voltage Flash Memories Using a Sector Programming Scheme
- A High-Endurance Read/Write Scheme for Half-V_cc Plate Nonvolatile DRAMs with Ferroelectric Capacitors(Special Issue on Nonvolatile Memories)
- High-Reliability Programming Method Suitable for Flash Memories of More Than 256Mb
- Low-Voltage Embedded RAMs in Nanometer Era(Memory,Low-Power, High-Speed LSIs and Related Technologies)
- Electric-Energy Generation through Variable- Capacitive Resonator for Power-Free LSI(Low-Power System LSI, IP and Related Technologies)
- Long-Retention-Time, High-Speed DRAM Array with 12-F^2 Twin Cell for Sub 1-V Operation(Memory,Low-Power, High-Speed LSIs and Related Technologies)
- Dynamic Terminations for Low-Power High-Speed Chip Interconnection in Portable Equipment
- The Advantages of a DRAM-Based Digital Architecture for Low-Power, Large-Scale Neuro-Chips
- Suppression of Hole Injection into the Tunnel Oxides of Flash Memories
- Fluctuation Tolerant Charge-Integration Read Scheme for Ultrafast DNA Sequencing with Nanopore Device