Low-Voltage Embedded RAMs in Nanometer Era(Memory,<Special Section>Low-Power, High-Speed LSIs and Related Technologies)

スポンサーリンク

概要

• 論文の詳細を見る

• Low-voltage nanometer-scale embedded RAM cells are described. First, low-voltage RAM cells are compared in terms of cell size, threshold voltage for MOS transistor, and signal charge. Second, the solution for 6T and 4T SRAM cells to widen the voltage margin are investigated, especially the advantages with a back-gate controlled thin buriedoxide fully-depleted (FD) SOI are presented. Then, DRAM approach with a novel twin-cell is discussed in terms of improving the retention time and low-voltage operation. These low-voltage cell technologies are the promising candidates for future embedded RAMs.

• 社団法人電子情報通信学会の論文
• 2007-04-01

著者

• Kawahara Takayuki

  Central Research Laboratory Hitachi Ltd.

関連論文

• High-Reliability Programming Method Suitable for Flash Memories of More Than 256Mb
• Low-Voltage Embedded RAMs in Nanometer Era(Memory,Low-Power, High-Speed LSIs and Related Technologies)
• Electric-Energy Generation through Variable- Capacitive Resonator for Power-Free LSI(Low-Power System LSI, IP and Related Technologies)
• Long-Retention-Time, High-Speed DRAM Array with 12-F^2 Twin Cell for Sub 1-V Operation(Memory,Low-Power, High-Speed LSIs and Related Technologies)
• Dynamic Terminations for Low-Power High-Speed Chip Interconnection in Portable Equipment
• Fluctuation Tolerant Charge-Integration Read Scheme for Ultrafast DNA Sequencing with Nanopore Device

スポンサーリンク