スポンサーリンク
Research Center for Nanodevices and Systems, Hiroshima University | 論文
- A Performance-Driven Floorplanning Method with Interconnect Performance Estimation(Special Section on VLSI Design and CAD Algorithms)
- Investigation of Surface Contamination on Silicon Oxide after Hydrofluoric Acid Etching by Noncontact Capacitance Method
- Evaluation of Surface Contamination by Noncontact Capacitance Method under UV Irradiation
- Improvement in Antimony-Doped Ultrashallow Junction Sheet Resistance by Dopant Pileup Reduction at the SiO_2/Si Interface
- Improvement in Sheet Resistance of Sb-Doped Ultra Shallow Junction by Dopant Pileup Reduction at the SiO_2/Si Interface
- Influence of Wafer Material on Defect Generation During Deep Submicron LOCOS Process
- Application of Arsenic Plasma Doping in Three-Dimensional MOS Transistors and the Doping Profile Evaluation
- An Impurity-Enhanced Oxidation Assisted Doping Profile Evaluation for Three-Dimensional and Vertical-Channel Transistors
- Epitaxial Growth with Light Irradiation
- Observation of Partial Dislocations of a Screw Type in Epitaxial Silicon Layers
- Fabrication of spin-coat optical waveguides for optically interconnected LSI and influence of fabrication process on lower layer MOS capacitors
- Characterization of Subthreshold Behavior of Narrow-Channel SOI nMOSFET with Additional Side-Gate Electrodes
- Field-Shield Trench Isolation with Self-Aligned Field Oxide
- Optical Modulator Using Metal-Oxide-Semiconductor Type Si Ring Resonator
- Magneto-optic Effect in Amorphous Bi_3Fe_5O_ Waveguide Sputtered at Room Temperature
- Photoelastic Effect in Silicon Ring Resonator
- Layer-by-Layer Growth of Bi-Sr-Ca-Cu-O Superconducting Films by Molecular Beam Epitaxy
- Integration Architecture of Content Addressable Memory and Massive-Parallel Memory-Embedded SIMD Matrix for Versatile Multimedia Processor
- Scalable FPGA/ASIC Implementation Architecture for Parallel Table-Lookup-Coding Using Multi-Ported Content Addressable Memory(Image Processing and Video Processing)
- Real-Time Huffman Encoder with Pipelined CAM-Based Data Path and Code-Word-Table Optimizer(Image Processing and Video Processing)