Stochastic Computing Chip for Measurement of Manhattan Distance
スポンサーリンク
概要
- 論文の詳細を見る
We have proposed a stochastic computing system utilizing arbitrary chaos generators as random signal generators. The system can execute linear and nonlinear computations using the representation of analog quantities by pulse densities with random signals. In the case that a very high accuracy of computation is not required, the stochastic computing system can be implemented efficiently using future scaled complementary metal oxide semiconductor (CMOS) devices and has the programmability of computation time and accuracy without changing hardware. We designed a 0.35 μm CMOS stochastic computing chip for the parallel measurement of Manhattan distance using tent chaos generators, exclusive OR (EXOR) circuits, and two types of summation circuit with analog charge integration and digital pulse counting. By an experiment using a fabricated test chip, we confirmed the operation and accuracy of the stochastic computing chip.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2006-04-30
著者
-
Iwata Atsushi
Graduate School Of Advanced Sciences Of Matter Hiroshima University
-
Hori Michihiro
Graduate School Of Advanced Sciences Of Matter Hiroshima University
-
Ueda Michihito
Advanced Technology Research Laboratories Matsushita Electric (panasonic) Industrial Co. Ltd.
-
Ueda Michihito
Advanced Technology Research Laboratories, Matsushita Electric Industrial Co., Ltd., 3-4 Hikaridai, Seika-cho, Soraku-gun, Kyoto 619-0237, Japan
-
Hori Michihiro
Graduate School of Advanced Sciences of Matter, Hiroshima University, 1-3-1 Kagamiyama, Higashi-Hiroshima, Hiroshima 739-8530, Japan
-
Iwata Atsushi
Graduate School of Advanced Sciences of Matter, Hiroshima University, 1-3-1 Kagamiyama, Higashi-Hiroshima, Hiroshima 739-8530, Japan
関連論文
- Image Segmentation/Extraction Using Nonlinear Cellular Networks and Their VLSI Implementation Using Pulse-Modulation Techniques(Special Section on Analog Circuit Techniques and Relate)
- A 1-D CMOS PWM Cellular Neural Network Circuit and Resistive-Fuse Network Operation
- A VLSI Spiking Feedback Neural Network with Negative Thresholding and Its Application to Associative Memory(Novel Device Architectures and System Integration Technologies)
- Pulse Modulation Techniques for Nonlinear Dynamical Systems and a CMOS Chaos Circuit with Arbitrary 1-D Maps(New System Paradigms for Integrated Electronics)
- An Hadamard Transform Chip Using the PWM Circuit Technique and Its Application to Image Processing(Special Issue on High-Performance Analog Integrated Circuits)
- Bio-Inspired VLSIs Based on Analog/Digital Merged Technologies
- New Non-Volatile Analog Memory Circuits Using PWM Methods (Special Issue on Integrated Electronics and New System Paradigms)
- Low-Voltage, Low-Phase-Noise Ring-VCO using 1/f-Noise Reduction Techniques
- A 0.6V Supply CMOS Amplifier Using Noise Reduction Technique of Autozeroing and Chopper Stabilization
- Stochastic Associative Processor Operated by Random Voltages(LSI Applications,Fundamentals and Applications of Advanced Semiconductor Devices)
- A 1V Low-Noise CMOS Amplifier Using Autozeroing and Chopper Stabilization Technique(Analog Circuit and Device Technologies)
- A Design of Neural Signal Sensing LSI with Multi-Input-Channels(Analog Circuit Techniques and Related Topics)
- A Neural Recording Amplifier with Low-Frequency Noise Suppression
- A 2.0Vpp Input, 0.5V Supply Delta Amplifier with A-to-D Conversion
- A Low Noise Amplifier Using Chopper Stabilization for a Neural Sensor LSI
- A stochastic computing chip for measurement of Manhattan distance
- Chip-Level Substrate Coupling Analysis with Reference Structures for Verification(Physical Design,VLSI Design and CAD Algorithms)
- Evaluation of Isolation Structures against High-Frequency Substrate Coupling in Analog/Mixed-Signal Integrated Circuits(Analog Circuit Techniques and Related Topics)
- A 2.7 Gcps and 7-Multiplexing CDMA Serial Communication Chip Using Two-Step Synchronization Technique(Optical, PLL, Analog Circuit and Device Technologies)
- A Pulse-Coupled Neural Network Simulator Using a Programmable Gate Array Technique
- 1P-197 細胞内1分子解析に基づいた走化性応答における受容体-G蛋白質間相互作用のモデル(生体膜・人工膜-情報伝達,第47回日本生物物理学会年会)
- Low-Voltage and Low-Noise CMOS Analog Circuits Using Scaled Devices(Analog Circuits and Related SoC Integration Technologies)
- Large Transverse Piezoelectricity in Strained (Na,Bi)TiO_3-BaTiO_3 Epitaxial Thin Films on MgO(110)
- A High-Resolution CMOS Image Sensor with Hadamard Transform Function
- A Pulse-Coupled Neural Network Simulator Using a Programmable Gate Array Technique
- PCA-based Object Detection/Recognition Chip for Wireless Interconnected 3-D Integration
- Low-Voltage, Low-Phase-Noise Ring Voltage-Controlled Oscillator Using $1/ f$-Noise Reduction Techniques
- A Novel Negative Voltage Generator Circuit: Application of a Ferroelectric Capacitor to Low-Power LSIs
- Stochastic Computing Chip for Measurement of Manhattan Distance
- Dynamic Observation of Brain-Like Learning in a Ferroelectric Synapse Device
- 0.6 V Supply Complementary Metal Oxide Semiconductor Amplifier Using Noise Reduction Technique of Autozeroing and Chopper Stabilization
- Evaluation of Digital Crosstalk Noise on Differential Input Voltage Controlled Oscillator
- Dynamic Observation of Brain-Like Learning in a Ferroelectric Synapse Device