A 2.7 Gcps and 7-Multiplexing CDMA Serial Communication Chip Using Two-Step Synchronization Technique(Optical, PLL, <Special Section>Analog Circuit and Device Technologies)
スポンサーリンク
概要
- 論文の詳細を見る
Intelligent robot control systems based on multiprocessors, sensors, and actuators require a flexible network for communicating various types of real-time data (e.g. sensing data, interrupt signals). Furthermore, serial data transfer implemented using a few wiring lines is also required. Therefore, a CDMA serial communication interface with a new two-step synchronization technique is proposed to counter these problems. The transmitter and receiver fabricated by 0.25μm digital CMOS technology achieve 2.7 Gcps (gigachips per second) and can multiplex 7 communication channels.
- 2005-06-01
著者
-
Iwata Atsushi
Graduate School Of Advanced Sciences Of Matter Hiroshima University
-
Ono Masahiro
Graduate School Of Biomedical Sciences Nagasaki University
-
Sasaki Mamoru
Graduate School Of Advanced Sciences Of Matter Hiroshima University
-
Sasaki Mamoru
Hiroshima Univ. Higashihiroshima‐shi Jpn
-
SHIOZAKI Mitsuru
Graduate School of Advanced Sciences of Matter, Hiroshima University
-
MUKAI Toru
Graduate School of Advanced Sciences of Matter, Hiroshima University
-
Mukai Toru
Graduate School Of Advanced Sciences Of Matter Hiroshima University
-
Iwata Atsushi
Nec Corp. Kawasaki‐shi Jpn
-
Shiozaki Mitsuru
Graduate School Of Advanced Sciences Of Matter Hiroshima University
-
Ono Masahiro
Graduate School Of Advanced Sciences Of Matter Hiroshima University
関連論文
- Evaluation of Digital Crosstalk Noise on a Differential Input VCO
- Low Level Carbon Monoxide and Mortality of Persons Aged 65 or Older in Tokyo, Japan, 1976-1990
- Image Segmentation/Extraction Using Nonlinear Cellular Networks and Their VLSI Implementation Using Pulse-Modulation Techniques(Special Section on Analog Circuit Techniques and Relate)
- A 1-D CMOS PWM Cellular Neural Network Circuit and Resistive-Fuse Network Operation
- A VLSI Spiking Feedback Neural Network with Negative Thresholding and Its Application to Associative Memory(Novel Device Architectures and System Integration Technologies)
- An Assessment of Niboshi (a Processed Japanese Anchovy) as an Effective Food Source of Selenium
- Penicillamine Selenotrisulfide as a Selenium-Source in Mice
- Pulse Modulation Techniques for Nonlinear Dynamical Systems and a CMOS Chaos Circuit with Arbitrary 1-D Maps(New System Paradigms for Integrated Electronics)
- An Hadamard Transform Chip Using the PWM Circuit Technique and Its Application to Image Processing(Special Issue on High-Performance Analog Integrated Circuits)
- Bio-Inspired VLSIs Based on Analog/Digital Merged Technologies
- New Non-Volatile Analog Memory Circuits Using PWM Methods (Special Issue on Integrated Electronics and New System Paradigms)
- Low-Voltage, Low-Phase-Noise Ring-VCO using 1/f-Noise Reduction Techniques
- A 0.6V Supply CMOS Amplifier Using Noise Reduction Technique of Autozeroing and Chopper Stabilization
- A 1V Low-Noise CMOS Amplifier Using Autozeroing and Chopper Stabilization Technique(Analog Circuit and Device Technologies)
- A Design of Neural Signal Sensing LSI with Multi-Input-Channels(Analog Circuit Techniques and Related Topics)
- A Neural Recording Amplifier with Low-Frequency Noise Suppression
- A 2.0Vpp Input, 0.5V Supply Delta Amplifier with A-to-D Conversion
- A Low Noise Amplifier Using Chopper Stabilization for a Neural Sensor LSI
- A stochastic computing chip for measurement of Manhattan distance
- Chip-Level Substrate Coupling Analysis with Reference Structures for Verification(Physical Design,VLSI Design and CAD Algorithms)
- Evaluation of Isolation Structures against High-Frequency Substrate Coupling in Analog/Mixed-Signal Integrated Circuits(Analog Circuit Techniques and Related Topics)
- A 2.7 Gcps and 7-Multiplexing CDMA Serial Communication Chip Using Two-Step Synchronization Technique(Optical, PLL, Analog Circuit and Device Technologies)
- A Pulse-Coupled Neural Network Simulator Using a Programmable Gate Array Technique
- Detection of onset asynchrony between auditory and visual information on a wide screen
- Low-Voltage and Low-Noise CMOS Analog Circuits Using Scaled Devices(Analog Circuits and Related SoC Integration Technologies)
- A New Hydroxamamide-Based Ligand System for ^Tc Labeling of Proteins and Polypeptides
- A High-Resolution CMOS Image Sensor with Hadamard Transform Function
- A Pulse-Coupled Neural Network Simulator Using a Programmable Gate Array Technique
- PCA-based Object Detection/Recognition Chip for Wireless Interconnected 3-D Integration
- Low-Voltage, Low-Phase-Noise Ring Voltage-Controlled Oscillator Using $1/ f$-Noise Reduction Techniques
- Background Calibration Techniques for Low-Power and High-Speed Data Conversion
- Electrospray Deposition of Poly(3-hexylthiophene) Films for Crystalline Silicon/Organic Hybrid Junction Solar Cells
- Molecular Approaches to the Treatment, Prophylaxis, and Diagnosis of Alzheimer's Disease : Novel PET/SPECT Imaging Probes for Diagnosis of Alzheimer's Disease
- Efficient Crystalline Si/Poly(ethylene dioxythiophene) : Poly(styrene sulfonate) : Graphene Oxide Composite Heterojunction Solar Cells
- Microwave-Assisted Synthesis of Organometallic Complexes of 99mTc(CO)3 and Re(CO)3: Its Application to Radiopharmaceuticals
- Analysis of Transmission Characteristics of Gaussian Monocycle Pulses for Silicon Integrated Antennas
- Principal Component Analysis-Based Object Detection/Recognition Chip for Wireless Interconnected Three-Dimensional Integration
- Stochastic Computing Chip for Measurement of Manhattan Distance
- 0.6 V Supply Complementary Metal Oxide Semiconductor Amplifier Using Noise Reduction Technique of Autozeroing and Chopper Stabilization
- Evaluation of Digital Crosstalk Noise on Differential Input Voltage Controlled Oscillator