Background Calibration Techniques for Low-Power and High-Speed Data Conversion
スポンサーリンク
概要
- 論文の詳細を見る
Progress of roles and schemes of calibration techniques in data converters are reviewed. Correction techniques of matching error and nonlinearity in analog circuits have been developed by digital assist using high-density and low-power digital circuits. The roles of the calibration are not only to improve accuracy but also to reduce power dissipation and chip area. Among various calibration schemes, the background calibration has significant advantages to achieve robustness to fast ambient change. Firstly the nonlinearity calibrations for pipeline ADCs are reviewed. They have required new solutions for redundancy of the circuits, an error estimation algorithm and reference signals. Currently utilizing the calibration techniques, the performance of 100Msps and 12bit has been achieved with 10mW power dissipation. Secondly the background calibrations of matching error in flash ADC and DAC with error feedback to the analog circuits are described. The flash ADC utilizes the comparator offset correction with successive approximation algorithm. The DAC adopts a self current matching scheme with an analog memory. Measured dissipation power of the ADC is 0.38mW at 300MHz clock. Effects of the background calibration to suppress crosstalk noise are also discussed.
- 2011-06-01
著者
-
MURASAKA Yoshitaka
A-R-Tec Corp.
-
OHMOTO Takafumi
A-R-Tec Corp.
-
Iwata Atsushi
Nec Corp. Kawasaki‐shi Jpn
-
Iwata Atsushi
A-r-tec Corp.
-
MAEDA Tomoaki
A-R-Tec Corp.
関連論文
- Evaluation of Digital Crosstalk Noise on a Differential Input VCO
- An Image-Filtering LSI Processor Architecture for Face/Object Recognition Using a Sorted Projection-Field Model Based on a Merged/Mixed Analog-Digital Architecture(Analog Circuit and Device Technologies)
- Low-Voltage, Low-Phase-Noise Ring-VCO using 1/f-Noise Reduction Techniques
- A 0.6V Supply CMOS Amplifier Using Noise Reduction Technique of Autozeroing and Chopper Stabilization
- A 2.0Vpp Input, 0.5V Supply Delta Amplifier with A-to-D Conversion
- Chip-Level Substrate Coupling Analysis with Reference Structures for Verification(Physical Design,VLSI Design and CAD Algorithms)
- Evaluation of Isolation Structures against High-Frequency Substrate Coupling in Analog/Mixed-Signal Integrated Circuits(Analog Circuit Techniques and Related Topics)
- A 2.7 Gcps and 7-Multiplexing CDMA Serial Communication Chip Using Two-Step Synchronization Technique(Optical, PLL, Analog Circuit and Device Technologies)
- A High-Linearity Low-Noise Amplifier with Variable Bandwidth for Neural Recoding Systems
- Low-Voltage and Low-Noise CMOS Analog Circuits Using Scaled Devices(Analog Circuits and Related SoC Integration Technologies)
- Background Calibration Techniques for Low-Power and High-Speed Data Conversion
- Evaluation of Digital Crosstalk Noise on Differential Input Voltage Controlled Oscillator