A Novel Negative Voltage Generator Circuit: Application of a Ferroelectric Capacitor to Low-Power LSIs

概要

論文の詳細を見る
In this paper, a novel voltage generator circuit using a ferroelectric capacitor is described. This circuit consists of two metal-oxide-semiconductor (MOS) transistors, a ferroelectric capacitor and a dielectric capacitor, which can convert a positive input voltage into a negative output voltage. We describe in detail the design and operation principles of the circuit. We have demonstrated the expected circuit operation and evaluated its performance characteristics such as voltage efficiency and verified, using an experimental circuit, that a negative voltage is continuously generated. The magnitude of the measured output voltage value was smaller than that of the simulation result, possibly due to the existence of parasitic resistance in the experimental circuit. The simulation results suggest that our circuit is suitable for reducing the standby leakage current of MOS transistors, one of the most serious power consumption-related problems in advanced CMOS LSIs.
Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
2004-01-15