Copper Interconnect Electromigration Behavior in Various Structures and Precise Bimodal Fitting
スポンサーリンク
概要
- 論文の詳細を見る
Copper interconnect electromigration (EM) was examined in various structures and three low-$k$ materials ($k=2.65--3.6$) using advanced back-end-of-line (BEOL) technology. Various structures for testing were designed to identify the EM failure modes, and extensive failure analysis was carried out to reveal failure in the test structures. A strong current dependence of the electromigration lifetime in three-level via-terminated metal lines was shown. Moreover, different processing approaches lead to different EM behaviors and related failure modes. The weak links of the interconnect system were identified by evaluating various test structures. Multimodality in the electromigration behavior of Cu dual-damascene interconnects was studied. Both superposition and weak-link models were used for the statistical determination of lifetimes of each failure model (statistical method). Results correlated to the lifetimes of the respective failure models physically identified according to resistance time evolution behavior (physical method). A good agreement was achieved. The activation energies of failure modes were calculated. Results of this study suggest that the interface of Cu interconnects is the key factor in EM performance.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2006-02-15
著者
-
Lin M.
United Microelectronics Corp. Specialty Technology Department Technology & Process Development D
-
Wang Tahui
Department Of Electronic Engineering National Chiao Tung University
-
Lin Y.
United Microelectronics Corp. Specialty Technology Department Technology & Process Development D
-
CHANG K.
United Microelectronics-Singapore Corp., Advanced Process Integration
-
SU K.
United Microelectronics Corp.
-
Wang Tahui
Department of Electronics Engineering, National Chiao-Tung University, Hsinchu, Taiwan
-
Su K.
United Microelectronics Corp. No. 3, Li-Hsin Rd. II, Science-Based Industrial Park, Hsinchu City, 30077, Taiwan
関連論文
- Simulation of Positive Oxide Trapped Charge Induced Leakage Current and Read-Disturb in Flash EEPROMs
- Stress Induced Subthreshold Current Hump in Short Gate-Length pMOSFET's with Shallow Trench Isolation
- Temperature Effect on Off-State Drain Leakage Current in a Hot-Carrier Stressed n-MOSFET
- A Comparative Study of Interface Trap Induced Drain Leakage Current in Various n-MOSFET Structures
- A Low Thermal-Budget High-Performanced 0.25-0.18um Merged Logic and DRAM
- Oxide Thickness Dependence of Hot Carrier Stress Induced Drain Leakage Current Degradation in Thin-Oxide n-MOSFET's
- Deuterium Effect on Stress-Induced Leakage Current
- A High Performance Embedded 60nm Gate Length CMOSFET with Novel Strained Silicon Process
- Floating Body Accelerated Oxide Breakdown Progression in Ultra-Thin Oxide SOI pMOSFETs
- Width Scaling and Layout Variation Effects on Dual Damascene Copper Interconnects Electromigration
- New Observations on the Narrow Width Effect of the Hot Carrier and NBTI Reliabilities in pMOSFETs with Various Types of Strains
- A Novel Soft-Program for a Narrow Erased State Vt Distribution, Read Disturbance Suppression and Over-Program Annihilation in Multilevel Cell Flash Memories
- Copper Interconnect Electromigration Behavior in Various Structures and Precise Bimodal Fitting