Two-Stage Stuck-at Fault Test Data Compression Using Scan Flip-Flops with Delay Fault Testability
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a stuck-at fault test data compression using the scan flip flops with delay fault testability namely the Chiba scan flip-flops. The feature of the proposed method is two-stage test data compression. First, test data is compressed utilizing the structure of the Chiba scan flip flops (the first stage compression). Second, the compressed test data is further compressed by conventional test data compression utilizing X bits (the second stage compression). Evaluation shows that when Huffman test data compression is used in the second stage compression, the volume of test data for the proposed test data compression in ATE is reduced 35.8% in maximum, 25.7% on average of the one of the test data compressed by the conventional method. The difference of the area overhead of the proposed method from the conventional method is 9.5 percent point.
- Information and Media Technologies 編集運営会議の論文
著者
-
Namba Kazuteru
Chiba Univ. Chiba‐shi Jpn
-
Katoh Kentaroh
Chiba Univ. Chiba‐shi Jpn
-
Ito Hideo
Chiba Univ. Chiba‐shi Jpn
-
Ito Hideo
Chiba University
-
Katoh Kentaroh
Chiba University
関連論文
- Test Compression for Robust Testable Path Delay Fault Testing Using Interleaving and Statistical Coding
- Analysis of Path Delay Fault Testability for Two-Rail Logic Circuits
- Design for Delay Fault Testability of 2-Rail Logic Circuits
- Design for Delay Fault Testability of Dual Circuits Using Master and Slave Scan Paths
- Design for Delay Fault Testability of Dual Circuits Using Master and Slave Scan Paths
- Design for Delay Fault Testability of 2-Rail Logic Circuits
- X-Tolerant Test Data Compression for SOC with Enhanced Diagnosis Capability(Dependable Computing)
- Deterministic Delay Fault BIST Using Adjacency Test Pattern Generation(Dependable Computing)
- A Dynamically Configurable NoC Test Access Mechanism
- A Dynamically Configurable NoC Test Access Mechanism (VLSI設計技術)
- Two-Stage Stuck-at Fault Test Data Compression Using Scan Flip-Flops with Delay Fault Testability