Ito Hideo | Chiba Univ. Chiba‐shi Jpn
スポンサーリンク
概要
関連著者
-
Ito Hideo
Chiba Univ. Chiba‐shi Jpn
-
Namba Kazuteru
Chiba Univ. Chiba‐shi Jpn
-
Ito Hideo
Graduate School Of Advanced Integration Sci. Chiba Univ.
-
Namba Kazuteru
Graduate School Of Advanced Integration Sci. Chiba Univ.
-
NAMBA Kazuteru
Graduate School of Advanced Integration Science, Chiba University
-
ITO Hideo
Graduate School of Advanced Integration Science, Chiba University
-
KATOH Kentaroh
Graduate School of Science and Technology, Chiba University
-
Katoh Kentaroh
Graduate School Of Science And Technology Chiba University
-
Namba Kazuteru
Graduate School Of Advanced Integration Science Chiba University
-
Ito Hideo
Graduate School Of Advanced Integration Science Chiba University
-
SBIAI Takieddine
Graduate School of Advanced Integration Science, Chiba University
-
Katoh Kentaroh
Chiba Univ. Chiba‐shi Jpn
-
Zeng Gang
Graduate School Of Information Science Nagoya University
-
ITO Hideo
Faculty of Engineering, Chiba University
-
Ito Hideo
Faculty Of Engineering Chiba University
-
Zeng Gang
Graduate School of Engineering, Nagoya University
-
Ito Hideo
Chiba University
-
Katoh Kentaroh
Chiba University
著作論文
- Design for Delay Fault Testability of Dual Circuits Using Master and Slave Scan Paths
- Design for Delay Fault Testability of 2-Rail Logic Circuits
- X-Tolerant Test Data Compression for SOC with Enhanced Diagnosis Capability(Dependable Computing)
- A Dynamically Configurable NoC Test Access Mechanism
- A Dynamically Configurable NoC Test Access Mechanism (VLSI設計技術)
- Two-Stage Stuck-at Fault Test Data Compression Using Scan Flip-Flops with Delay Fault Testability