An Error Detect and Correct Circuit Based Fault-tolerant Reconfigurable Logic Device
スポンサーリンク
概要
- 論文の詳細を見る
As the size of integrated circuit has reached the nanoscale, embedded memories are more sensitive to single event upset (SEU), because of their low threshold voltage. In particular field-programmable gate arrays (FPGAs), which contain large amounts of configuration memories to implement customer circuits, are more likely to suffer from soft errors caused by SEU. In this research, we first develop a Hamming code based error detect and correct (EDC) circuit that can prevent the configuration memory of a reconfigurable device from SEU. We then employ a novel reconfigurable logic element, namely COGRE, which will use much less configuration memory than the conventional FPGA 4-, 5- or 6-LUTs (lookup tables). Evaluation revealed that compared to the 6-LUT FPGAs with triple modular redundancy (TMR) configuration memory blocks, the 5- and 6-input proposed architecture save about 75.44 and 74.29% memories on average, respectively. And the dependability of proposed architecture is about 10 times better than the LUT with TMR architecture on average.
- 2010-09-09
著者
-
OKAMOTO Yasuhiro
Graduate School of Natural Science and Technology, Okayama University
-
Okamoto Yasuhiro
Graduate School Of Natural Science And Technology Okayama University
-
Okamoto Yasuhiro
Graduate School Of Science And Technology Kumamoto University
-
Iida Masahiro
Kumamoto Univ. Kumamoto Jpn
-
Iida Masahiro
Graduate School Of Science And Technology Kumamoto University
-
ZHAO Qian
Graduate School of Science and Technology, Kumamoto University
-
ICHINOMIYA Yoshihiro
Graduate School of Science and Technology, Kumamoto University
-
AMAGASAKI Motoki
Graduate School of Science and Technology, Kumamoto University
-
SUEYOSHI Toshinori
Graduate School of Science and Technology, Kumamoto University
-
Zhao Qian
熊本大 大学院自然科学研究科
-
Amagasaki Motoki
Graduate School Of Science And Technology Kumamoto University
-
Sueyoshi Toshinori
Kumamoto Univ. Kumamoto Jpn
-
Sueyoshi Toshinori
Graduate School Of Science And Technology Kumamoto University
-
Ichinomiya Yoshihiro
Graduate School Of Science And Technology Kumamoto University
-
Zhao Qian
Graduate School Of Science And Technology Kumamoto University
関連論文
- An Error Detect and Correct Circuit Based Fault-tolerant Reconfigurable Logic Device
- Multi-wire Slicing Method for Silicon Ingot with Electrical Discharge Machining
- E17 Evaluation of Molten Zone in Glass Welding Using Ultra-short Pulsed Laser(Laser processing)
- Configurable and Reconfigurable Computing for Digital Signal Processing(Special Section on the Trend of Digital Signal Processing and Its Future Direction)
- A Novel Technique to Design Energy-Efficient Contexts for Reconfigurable Logic Devices(Reconfigurable Systems)
- Special Section on Reconfigurable Systems
- A Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells
- An Easily Testable Routing Architecture and Prototype Chip
- Fault-Injection Analysis to Estimate SEU Failure in Time by Using Frame-Based Partial Reconfiguration
- COGRE : A Novel Compact Logic Cell Architecture for Area Minimization
- FPGA Design Framework Combined with Commercial VLSI CAD
- Sensor Scheduling Algorithms for Extending Battery Life in a Sensor Node
- A Design Framework for Reconfigurable IPs with VLSI CADs