An Easily Testable Routing Architecture and Prototype Chip
スポンサーリンク
概要
- 論文の詳細を見る
- 2012-02-01
著者
-
Iida Masahiro
Kumamoto Univ. Kumamoto Jpn
-
Iida Masahiro
Graduate School Of Science And Technology Kumamoto University
-
Amagasaki Motoki
Graduate School Of Science And Technology Kumamoto University
-
Sueyoshi Toshinori
Kumamoto Univ. Kumamoto Jpn
-
Sueyoshi Toshinori
Graduate School Of Science And Technology Kumamoto University
-
Ichinomiya Yoshihiro
Graduate School Of Science And Technology Kumamoto University
-
INOUE Kazuki
Graduate School of Science and Technology, Kumamoto University
-
ICHIDA Yoshinobu
ROHM Co., Ltd.
-
SAJI Mitsuro
ROHM Co., Ltd.
-
IIDA Jun
ROHM Co., Ltd.
-
Inoue Kazuki
Graduate School Of Science And Technology Kumamoto University
-
Saji Mitsuro
Rohm Co. Ltd.
-
Koga Masahiro
Graduate School Of Science And Technology Kumamoto University
-
Iida Jun
Rohm Co. Ltd.
関連論文
- An Error Detect and Correct Circuit Based Fault-tolerant Reconfigurable Logic Device
- Configurable and Reconfigurable Computing for Digital Signal Processing(Special Section on the Trend of Digital Signal Processing and Its Future Direction)
- A Novel Technique to Design Energy-Efficient Contexts for Reconfigurable Logic Devices(Reconfigurable Systems)
- Special Section on Reconfigurable Systems
- A Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells
- An Easily Testable Routing Architecture and Prototype Chip
- Fault-Injection Analysis to Estimate SEU Failure in Time by Using Frame-Based Partial Reconfiguration
- COGRE : A Novel Compact Logic Cell Architecture for Area Minimization
- FPGA Design Framework Combined with Commercial VLSI CAD
- A Design Framework for Reconfigurable IPs with VLSI CADs