Fault-Injection Analysis to Estimate SEU Failure in Time by Using Frame-Based Partial Reconfiguration

スポンサーリンク

概要

• 論文の詳細を見る

• SRAM-based field programmable gate arrays (FPGAs) are vulnerable to a soft-error induced by radiation. Techniques for designing dependable circuits, such as triple modular redundancy (TMR) with scrubbing, have been studied extensively. However, currently available evaluation techniques that can be used to check the dependability of these circuits are inadequate. Further, their results are restrictive because they do not represent the result in terms of general reliability indicator to decide whether the circuit is dependable. In this paper, we propose an evaluation method that provides results in terms of the realistic failure in time (FIT) by using reconfiguration-based fault-injection analysis. Current fault-injection analyses do not consider fault accumulation, and hence, they are not suitable for evaluating the dependability of a circuit such as a TMR circuit. Therefore, we configure an evaluation system that can handle fault-accumulation by using frame-based partial reconfiguration and the bootstrap method. By using the proposed method, we successfully evaluated a TMR circuit and could discuss the result in terms of realistic FIT data. Our method can evaluate the dependability of an actual system, and help with the tuning and selection in dependable system design.

著者

• Iida Masahiro

  Graduate School Of Science And Technology Kumamoto University

• SUEYOSHI Toshinori

  Graduate School of Science and Technology, Kumamoto University

• Amagasaki Motoki

  Graduate School Of Science And Technology Kumamoto University

• Sueyoshi Toshinori

  Graduate School Of Science And Technology Kumamoto University

• Ichinomiya Yoshihiro

  Graduate School Of Science And Technology Kumamoto University

• Kimura Tsuyoshi

  Graduate School of Engineering Science, Osaka University, Toyonaka, Osaka 560-8531, Japan

• KUGA Morihiro

  Graduate School of Science and Technology, Kumamoto University

• KIMURA Tsuyoshi

  Graduate School of Science and Technology, Kumamoto University

関連論文

• An Error Detect and Correct Circuit Based Fault-tolerant Reconfigurable Logic Device
• Configurable and Reconfigurable Computing for Digital Signal Processing(Special Section on the Trend of Digital Signal Processing and Its Future Direction)
• A Novel Technique to Design Energy-Efficient Contexts for Reconfigurable Logic Devices(Reconfigurable Systems)
• A Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells
• An Easily Testable Routing Architecture and Prototype Chip
• Fault-Injection Analysis to Estimate SEU Failure in Time by Using Frame-Based Partial Reconfiguration
• COGRE : A Novel Compact Logic Cell Architecture for Area Minimization
• Interplay between Charge and Magnetic Orderings in YbPd
• FPGA Design Framework Combined with Commercial VLSI CAD
• A Design Framework for Reconfigurable IPs with VLSI CADs

スポンサーリンク