Hierarchical-Analysis-Based Fast Chip-Scale Power Estimation Method for Large and Complex LSIs(Simulation and Verification,<Special Section>VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a novel power estimation method for large and complex LSIs. The proposed method is based on simulation and is used for analyzing the ways in chip-scale gate-level circuits including processors and memory are affected by gated-clock power reduction and the voltage drop due to electrical resistance. The chip-scale power estimation based on simulation patterns generally takes enormous time. In order to reduce the time to obtain accurate estimation results based on simulation patterns, we introduce three approaches: "partitioning of target LSIs and simulation pattern," "memory modeling," and "processor modeling." After placing and routing, the target LSIs are partitioned into hierarchical blocks, memory, and processors. The power consumption of each hierarchical block is calculated by using the partitioned patterns generated from chip-scale simulation patterns. The power consumption of the processor and memory blocks is estimated by a method considering the static power consumption and the rate of LSI activity ratio. Experimental results for a commercial 0.18μm-technology media processing chip show that the proposed method is 23 times faster than the conventional method without partitioning and that both the results are almost the same.
- 社団法人電子情報通信学会の論文
- 2006-12-01
著者
関連論文
- Fast FPGA-Emulation-Based Simulation Environment for Custom Processors(Simulation and Verification,VLSI Design and CAD Algorithms)
- Fine-Grained Power Gating Based on the Controlling Value of Logic Elements
- Fine-grained power gating based on the controlling value of logic gates (VLSI設計技術)
- Fine-grained power gating based on the controlling value of logic gates (システムLSI設計技術)
- A Relocation Method for Circuit Modifications(Circuit Synthesis,VLSI Design and CAD Algorithms)
- Max-Flow Scheduling in High-Level Synthesis(VLSI Design Technology and CAD)
- An Engineering Change Orders Design Method Based on Patchwork-Like Partitioning for High Performance LSIs(Logic Synthesis, VLSI Design and CAD Algorithms)
- Timing Optimization Methodology Based on Replacing Flip-Flops by Latches(Logic Synthesis)(VLSI Design and CAD Algorithms)
- Max-Flow Scheduling in High Level Synthesis
- Hierarchical-Analysis-Based Fast Chip-Scale Power Estimation Method for Large and Complex LSIs(Simulation and Verification,VLSI Design and CAD Algorithms)
- Max-Flow Scheduling in High Level Synthesis
- A Synthesis Method of General Floating-Point Arithmetic Units by Aligned Partition