Yoshimura Takeshi | Waseda Univ.

スポンサーリンク

概要

• YOSHIMURA Takeshiの詳細を見る
• 同名の論文著者
• Waseda Univ.の論文著者

関連著者

• Yoshimura Takeshi

  Waseda Univ.

• YOSHIMURA Takeshi

  Waseda University

• NAKAMURA Yuichi

  NEC Corporation

• Yoshimura T

  Ntt Docomo Inc. Yokohama‐shi Jpn

• GE Liangwei

  Waseda University

• Nakamura Yuichi

  Nec Corp.

• YOSHIKAWA Ko

  NEC Corporation

• Isoda Kouhei

  Waseda University

• Nakamura Y

  Nec Corporation

• Takenaka Takashi

  Nec Corporation

• Chen Song

  Graduate School Of Ips Waseda University

• Chen Song

  Graduate School Of Information Production And Systems Waseda University

• Yoshimura Takeshi

  Graduate School Of Ips Waseda University

• GE Liangwei

  Graduate School of IPS, Waseda University

• CHEN Song

  Waseda University

• WAKABAYASHI Kazutoshi

  NEC Corporation

• Ge Liangwei

  Graduate School Of Ips Waseda University

• KANAMARU Keisuke

  NEC Corporation

• HAGIHARA Yasuhiko

  NEC Corporation

• INUI Shigeto

  NEC Corporation

• Wakabayashi Kazutoshi

  Nec Corp. Central Research Labs Eda R&d Center

• Chen Song

  The Graduate School Of Information Production And Systems Waseda University

もっと見る 閉じる

著作論文

• Max-Flow Scheduling in High-Level Synthesis(VLSI Design Technology and CAD)
• An Engineering Change Orders Design Method Based on Patchwork-Like Partitioning for High Performance LSIs(Logic Synthesis, VLSI Design and CAD Algorithms)
• Timing Optimization Methodology Based on Replacing Flip-Flops by Latches(Logic Synthesis)(VLSI Design and CAD Algorithms)
• Max-Flow Scheduling in High Level Synthesis
• Hierarchical-Analysis-Based Fast Chip-Scale Power Estimation Method for Large and Complex LSIs(Simulation and Verification,VLSI Design and CAD Algorithms)
• Max-Flow Scheduling in High Level Synthesis

スポンサーリンク