Impact of Nitrogen Implantation in Lightly Doped Drain(NIL)on Deep Sub-Micron CMOS Devices
スポンサーリンク
概要
- 論文の詳細を見る
- 社団法人応用物理学会の論文
- 2000-04-30
著者
-
Kang Dae-gwan
R&d Division Lg Semicon Co. Ltd.
-
Lee S‐g
Korea Univ. Chungnam Kor
-
Lee Sang-gi
R&d Division Hyundai Microelectronics Co.
-
AHN Jae-Gyung
R&D Division, LG Semicon. Co., Ltd.
-
Hong Sung-kwon
R&d Division Hyundai Microelectronics Co.
-
Ahn Jae-gyung
R&d Division Hyundai Microelectronics Co.
-
Ahn Jae-gyung
Advanced Technology Department Ulsi Laboratory Lg Semicon Co. Ltd.
-
Hwang Jeong-mo
R&d Division Hyundai Microelectronics Co.
-
Kang Dae-Gwan
R&D Division, LG Semicon Co., Ltd.
-
Hwang Jeong-Mo
R&D Division, LG Semicon Co., Ltd.
-
Son Jung-hwan
R&d Division Hyundai Microelectronics Co.
-
Lee Kyong-ha
R&d Division Hyundai Microelectronics Co.
-
HONG Sung-Kwon
R&D Division, Hyundai MicroElectronics Co.
-
LEE Sang-Gi
R&D Division, Hyundai MicroElectronics Co.
-
LEE Kyong-Ha
R&D Division, Hyundai MicroElectronics Co.
-
SON Jung-Hwan
R&D Division, Hyundai MicroElectronics Co.
-
Hwang Jeong-mo
Advan. Tech. Lab. Lg Semicon Co. Ltd.
-
Hwang J.-m.
Hyundai Electronics Industries Co.ltd. Memory R&d Division
関連論文
- Trade-Off between Hot Carrier Effect and Current Driving Capability Due to Drain Contact Structures in Deep Submicron MOSFETs
- Effects of Low Temperature Interlayer Dielectric Films on the Gate Oxide Quality of Deep Submicron MOSFET's
- Effects of Low Temperature Interlayer Dielectric Films on the Gate Oxide Quality of Deep Submicron MOSFET's
- Characterization of Corner Induced Leakage Current in Shallow Silicided n^+/p Junction
- Highly Reliable Dual Gate Oxide Fabrication by Reducing Wet Etching Time and Re-Oxidation for Sub-Quarter Micron CMOS Devices
- On-Chip Extraction of Interconnect Line Induced Delay Time for Quarter and Sub-Quarter Micron CMOS Technology
- On-Chip Extraction of Interconnect Line Induced Delay Time for Quarter and Sub-Quarter Micron CMOS Technology
- On-Chip Extraction of Interconnect Line Induced Delay Time for Quarter and Sub-Quarter Micron CMOS Technology
- Shallow Trench Isolation Characteristics with High-Density-Plasma Chemical Vapor Deposition Gap-Fill Oxide for Deep-Submicron CMOS Technologies
- Integrated Twin-Guide Corner Reflector Lasers with Surface-Grating-Etching for Simple Mode Selectivity
- TaO_xN_y Gate Dielectric with Improved Thermal Stability
- ED2000-50 / SDM2000-50 Oxidation Behaviors of Ti-Polycide Gate Stack During Gate Re-oxidation
- ED2000-50 / SDM2000-50 Oxidation Behaviors of Ti-Polycide Gate Stack During Gate Re-oxidation
- Characterization of Corner-Induced Leakage Current of a Shallow Silicided n^+/p Junction for Quarter-Micron MOSFETs
- Study of Drain Contact Structure Dependent Deep Submicron MOSFET Reliability by Photon Emission Analysis
- Impact of Nitrogen Implantation in Lightly Doped Drain(NIL)on Deep Sub-Micron CMOS Devices
- The Impact of Nitrogen Implantation at LDD(NIL) on Deep Sub-Micron CMOS Devices
- Control of Boron Lateral Diffusion by Nitrogen Implantation in Sub-0.15mm CMOS Devices
- Control of Boron Lateral Diffusion by Nitrogen Implantation in Sub-0.15mm CMOS Devices
- Control of Boron Lateral Diffusion by Nitrogen Implantation in Sub-0.15mm CMOS Devices
- Electrical Characteristics of Ultra Short Channel CMOS Device for Giga-bit DRAM Applications
- Effect of Channeling of Halo Ion Implantation on Threshold Voltage Instability of MOSFET's