Selective Deposition of Electroless Plating Films Using the Difference between the Functional Groups of Self-Assembled Monolayers
スポンサーリンク
概要
- 論文の詳細を見る
- 社団法人応用物理学会の論文
- 2000-03-15
著者
-
SHIMODA Tatsuya
Base Technology Research Center, Seiko Epson Corp.
-
Ishida Masaya
Base Technology Research Center Seiko Epson Corporation
-
Ishida Masaya
Base Technology Research Center Seiko Epson Co.
-
Shimoda Tatsuya
Base Technology Research Center Seiko Epson Corporation
-
KASUGA Mayumi
Meterial Analysis and Research Center Seiko Epson Corporation
-
KANEKO Takeo
Base Technology Research Center, Seiko Epson Corporation
-
Kaneko Takeo
Base Technology Research Center Seiko Epson Corporation
関連論文
- Low-Temperature Formation of Device-Quality SiO_2/Si Interfaces Using Electron Cyclotron Resonance Plasma-Enhanced Chemical Vapor Deposition
- Device Simulation of Grain Boundaries in Lightly Doped Polysilicon Films and Analysis of Dependence on Defect Density
- Extraction of Trap States at the Oxide-Silicon Interface and Grain Boundary for Polycrystalline Silicon Thin-Film Transistors : Semiconductors
- Current Density Enhancement at Active Layer Edges in Polycrystalline Silicon Thin-Film Transistors : Semiconductors
- Relationship between Lattice Deformation and Polarization in BaTiO_3
- Electronic States of Perovskite-Type Oxides and Ferroelectricity
- Device Simulation of Carrier Transport through Grain Boundaries in Lightly Doped Polysilicon Films and Dependence on Dopant Density : Semiconductors
- Current Paths over Grain Boundaries in Polycrystalline Silicon Films : Semiconductors
- Spatially Selective Metal Deposition into a Hole-Array Structure of Anodic Porous Alumina Using a Microelectrode
- Selective Deposition of Electroless Plating Films Using the Difference between the Functional Groups of Self-Assembled Monolayers
- Device Simulation of grain Boundaries with Oxide-Silicon Interface Roughness in Laser-Crystallized Polycrystalline Silicon Thin-Film Transistors
- 24.4:Investigation of Hot Carrier Degradation Due to AC Stress in Low Temperature Poly-Si TFTs(発表概要)(Report on 2000 SID International Symposium)
- Extraction of Trap States at the Oxide-Silicon Interface and Grain Boundary in Polycrystalline Silicon Thin-Film Transistors
- Device Simulation of Grain Boundaries in Lightly Doped Polysilicon Films and Analysis of Dependence on Defect Density