B-5-83 Evaluation of Inter-code Interference on Uplink MC-CDMA
スポンサーリンク
概要
- 論文の詳細を見る
- 社団法人電子情報通信学会の論文
- 2003-09-10
著者
-
ARAKI Kiyomichi
Tokyo Institute of Technology
-
SHONO Takashi
the NTT Network Innovation Laboratories, NTT Corporation
-
Yamada Takefumi
Wireless Laboratories Ntt Docomo Inc.
-
Yamada T
Univ. Tsukuba Tsukuha‐shi Jpn
-
Shono T
Ntt Corp. Yokosuka‐shi Jpn
-
Shono Takashi
Ntt Network Innovation Laboratories Wireless Systems Innovation Laboratory
-
Kobayashi Kazutoshi
Graduate School Of Informatics Kyoto University
-
UEHARA Kazuhiro
NTT Network Innovation Laboratory
-
Yamada Tomoyuki
The Ntt Network Innovation Laboratories Ntt Corporation
-
Kobayashi Koji
Yamatake Corporation
-
Kobayashi K
Kyoto Univ. Kyoto‐shi Jpn
-
Kobayashi K
Yamatake Corporation
-
YAMADA Tomoyuki
NTT Network Innovation Laboratories, NTT Corporation
-
KOBAYASHI Kiyoshi
NTT Network Innovation Laboratories, NTT Corporation
-
ARAKI Katsuhiko
NTT Network Innovation Laboratories, NTT Corporation
-
Uehara Kazuhiro
Ntt Network Innovation Laboratories Ntt Corporation
-
Araki Katsuhiko
Ntt Network Innovation Laboratories Ntt Corporation
-
Uehara Kazuhiro
Ntt Network Innovation Laboratories
-
Kobayashi Kiyoshi
Ntt Network Innovation Laboratories
関連論文
- Efficient Method to Measure IMD of Power Amplifier with Simplified Phase Determination Procedure to Clarify Memory Effect Origins
- Spreading Code Assignment for Multicarrier CDMA System over Frequency-Selective Fading Channels(Terrestrial Radio Communications)
- Inter-Code Interference and Optimum Spreading Sequence in Frequency-Selective Rayleigh Fading Channels on Uplink MC-CDMA(Signal Processing for Communications)(Digital Signal Processing)
- VLSI Implemented 60 Mb/s QPSK/OQPSK Burst Digital Demodulator for Radio Application (Special Issue on Multimedia, Analog and Processing LSIs)
- Instruction-Level Power Estimation Method by Considering Hamming Distance of Registers(Selected Papers from the 16th Workshop on Circuits and Systems in Karuizawa)
- A Resource-Shared VLIW Processor for Low-Power On-Chip Multiprocessing in the Nanometer Era(Digital, Low-Power LSI and Low-Power IP)
- An MPEG2 Video Decoder LSI with Hierarchical Control Mechanism
- A Leakage Reduction Scheme for Sleep Transistors with Decoupling Capacitors in the Deep Submicron Era(Electronic Circuits)
- D-10-5 An Instruction Decomposition Scheme to Aid Fine-Grained Online Recovery in Pipeline Processor
- A Low Power Programmable Turbo Decoder Macro Using the SOVA Algorithm(Low-Power System LSI, IP and Related Technologies)