Higher-Order Effect of Source--Drain Series Resistance on Saturation Drain Current in Sub-20 nm Metal--Oxide--Semiconductor Field-Effect Transistors
スポンサーリンク
概要
- 論文の詳細を見る
The saturation drain current including a higher-order effect of series resistance is investigated in sub-20 nm metal--oxide--semiconductor field-effect transistors (MOSFETs). The reduction in current by the resistance is calculated using a derived analytical current model. As a result, the reduction rate increases from 15.8 to 24.0% as the gate length decreases from 32 to 18 nm. Ratios of the Nth-order term to the sum of all absolute order terms are calculated. As the gate length decreases, the effect of higher-order terms becomes important for analyzing the effect of the series resistance. Normalized expansion components of the higher-order resistance-effect are compared with the reduction rate to determine the physical reasons for the reduction increase. We find that the ratio of the source resistance to the channel resistance is the dominant factor in device design and development for sub-20 nm MOSFETs.
- 2012-11-25
著者
-
Kobayashi Kazutoshi
Graduate School Of Informatics Kyoto University
-
Kobayashi Kazutoshi
Graduate School of Science and Technology, Kyoto Institute of Technology, Kyoto 606-8585, Japan
-
Yoon JongChul
Graduate School of Science and Technology, Kyoto Institute of Technology, Kyoto 606-8585, Japan
-
Hiroki Akira
Graduate School of Science and Technology, Kyoto Institute of Technology, Kyoto 606-8585, Japan
関連論文
- Spreading Code Assignment for Multicarrier CDMA System over Frequency-Selective Fading Channels(Terrestrial Radio Communications)
- Inter-Code Interference and Optimum Spreading Sequence in Frequency-Selective Rayleigh Fading Channels on Uplink MC-CDMA(Signal Processing for Communications)(Digital Signal Processing)
- Instruction-Level Power Estimation Method by Considering Hamming Distance of Registers(Selected Papers from the 16th Workshop on Circuits and Systems in Karuizawa)
- A Resource-Shared VLIW Processor for Low-Power On-Chip Multiprocessing in the Nanometer Era(Digital, Low-Power LSI and Low-Power IP)
- A Leakage Reduction Scheme for Sleep Transistors with Decoupling Capacitors in the Deep Submicron Era(Electronic Circuits)
- D-10-5 An Instruction Decomposition Scheme to Aid Fine-Grained Online Recovery in Pipeline Processor
- An Area/Delay Efficient Dual-Modular Flip-Flop with Higher SEU/SET Immunity
- Score-Level Fusion of Phase-Based and Feature-Based Fingerprint Matching Algorithms
- A Robust 3D Face Recognition Algorithm Using Passive Stereo Vision
- Architecture and Performance Evaluation of a New Functional Memory : Functional Memory for Addition (Special Section on VLSI Design and CAD Algorithms)
- A Real-Time Low-Rate Video Compression Algorithm Using Multi-Stage Hierarchical Vector Quantization (Special Section on VLSI for Digital Signal Processing)
- High-Accuracy Estimation of Image Rotation Using 1D Phase-Only Correlation
- A Passive 3D Face Recognition System and Its Performance Evaluation
- A Palmprint Recognition Algorithm Using Phase-Only Correlation
- A Fingerprint Matching Algorithm Using Phase-Only Correlation(Digital Signal Processing for Pattern Recognition)(Applications and Implementations of Digital Signal Processing)
- An Auction Protocol Preserving Privacy of Losing Bids with a Secure Value Comparison Scheme (Applications) (Cryptography and Information Security)
- B-5-83 Evaluation of Inter-code Interference on Uplink MC-CDMA
- High-Accuracy Subpixel Image Registration Based on Phase-Only Correlation(Digital Signal Processing)
- Variation-Tolerance of a 65-nm Error-Hardened Dual-Modular-Redundancy Flip-Flop Measured by Shift-Register-Based Monitor Structures
- Higher-Order Effect of Source--Drain Series Resistance on Saturation Drain Current in Sub-20 nm Metal--Oxide--Semiconductor Field-Effect Transistors
- NBTI-Induced Delay Degradation Analysis of FPGA Routing Structures
- A Radiation-Hard Redundant Flip-Flop to Suppress Multiple Cell Upset by Utilizing the Parasitic Bipolar Effect