An Auction Protocol Preserving Privacy of Losing Bids with a Secure Value Comparison Scheme (Applications) (<Special Section>Cryptography and Information Security)
スポンサーリンク
概要
- 論文の詳細を見る
A new approach for electronic sealed-bid auctions that preserve the privacy of losing bids is presented. It reduces the number of operations performed by the auctioneers to O(log l); previous protocols require O(Nl) or O(N log l) where the number of bidders is N and that of available bidding prices is l. Namely, the number of auctioneers' operations in our auction protocol is independent of the number of bidders. This feature offers strong advantages in massive auctions. We also propose a new scheme that checks the equality of two values without disclosing them. The scheme enhances our basic auction protocol, in terms of security and communication costs.
- 社団法人電子情報通信学会の論文
- 2004-01-01
著者
-
Kobayashi Kazutoshi
Graduate School Of Informatics Kyoto University
-
CHIDA Koji
NTT Information Sharing Platform Laboratories, NTT Corporation
-
Kobayashi K
Yamatake Corporation
-
KOBAYASHI Kunio
NTT Information Sharing Platform Laboratories, NTT Corporation
-
MORITA Hikaru
NTT Service Integration Laboratories, NTT Corporation
-
Chida Koji
Ntt Information Sharing Platform Laboratories Ntt Corporation
-
Morita Hikaru
Ntt Service Integration Laboratories Ntt Corporation
-
Kobayashi Kunio
Ntt Information Sharing Platform Laboratories Ntt Corporation
関連論文
- Spreading Code Assignment for Multicarrier CDMA System over Frequency-Selective Fading Channels(Terrestrial Radio Communications)
- Inter-Code Interference and Optimum Spreading Sequence in Frequency-Selective Rayleigh Fading Channels on Uplink MC-CDMA(Signal Processing for Communications)(Digital Signal Processing)
- Instruction-Level Power Estimation Method by Considering Hamming Distance of Registers(Selected Papers from the 16th Workshop on Circuits and Systems in Karuizawa)
- A Resource-Shared VLIW Processor for Low-Power On-Chip Multiprocessing in the Nanometer Era(Digital, Low-Power LSI and Low-Power IP)
- A Leakage Reduction Scheme for Sleep Transistors with Decoupling Capacitors in the Deep Submicron Era(Electronic Circuits)
- D-10-5 An Instruction Decomposition Scheme to Aid Fine-Grained Online Recovery in Pipeline Processor
- An Area/Delay Efficient Dual-Modular Flip-Flop with Higher SEU/SET Immunity
- Non-optimistic Secure Circuit Evaluation Based on ElGamal Encryption and Its Applications(Protocols,Cryptography and Information Security)
- Batch Processing for Proofs of Partial Knowledge and Its Applications
- Score-Level Fusion of Phase-Based and Feature-Based Fingerprint Matching Algorithms
- A Robust 3D Face Recognition Algorithm Using Passive Stereo Vision
- Architecture and Performance Evaluation of a New Functional Memory : Functional Memory for Addition (Special Section on VLSI Design and CAD Algorithms)
- A Real-Time Low-Rate Video Compression Algorithm Using Multi-Stage Hierarchical Vector Quantization (Special Section on VLSI for Digital Signal Processing)
- High-Accuracy Estimation of Image Rotation Using 1D Phase-Only Correlation
- A Passive 3D Face Recognition System and Its Performance Evaluation
- A Palmprint Recognition Algorithm Using Phase-Only Correlation
- A Fingerprint Matching Algorithm Using Phase-Only Correlation(Digital Signal Processing for Pattern Recognition)(Applications and Implementations of Digital Signal Processing)
- An Auction Protocol Preserving Privacy of Losing Bids with a Secure Value Comparison Scheme (Applications) (Cryptography and Information Security)
- B-5-83 Evaluation of Inter-code Interference on Uplink MC-CDMA
- High-Accuracy Subpixel Image Registration Based on Phase-Only Correlation(Digital Signal Processing)
- Multiparty Computation from El Gamal/Paillier Conversion
- Secure Multiparty Computation for Comparator Networks
- Flexible-Routing Anonymous Networks Using Optimal Length of Ciphertext(Application)(Cryptography and Information Security)
- Conversion Schemes for Unlinkable Signatures That Include Revocable Unlinkability(Digital Signature, Cryptography and Information Security)
- Multiple Scalar-Multiplication Algorithm over Elliptic Curve
- Variation-Tolerance of a 65-nm Error-Hardened Dual-Modular-Redundancy Flip-Flop Measured by Shift-Register-Based Monitor Structures
- Higher-Order Effect of Source--Drain Series Resistance on Saturation Drain Current in Sub-20 nm Metal--Oxide--Semiconductor Field-Effect Transistors
- NBTI-Induced Delay Degradation Analysis of FPGA Routing Structures
- A Radiation-Hard Redundant Flip-Flop to Suppress Multiple Cell Upset by Utilizing the Parasitic Bipolar Effect