High-Speed and Low-Power Techniques of Hardware and Software for Digital Signal Processors
スポンサーリンク
概要
- 論文の詳細を見る
High-speed and low-power DSPs have been developed for versatile hand set applications. The DSP contains a 16-bit fixed point DSP core with multiple buses, highly tuned instruction sets and a low-power architecture, featuring CPU power with 404.5μW/MHz, chip power with 2.08 mW/MHz at peak and 200μA stand-by current and 160MHz/160MlPS performance by a single DSP core, and also operates at 0.68V within the temperature range from -40℃ to 125℃ in the worst case (Weak corner) even using much higher 1-off current process compared to a conventional process to obtain a faster operating frequency. In this paper, we discuss circuit design techniques to continue scaling down valuable IP cores keeping the same functionality, better speed performance, and lower power dissipation with much lower voltage operation capability. For further power reduction by DSP software, Run-time Power Control (RFC) has been demonstrated in an MP3 player using 100 MHz/100 MIPS DSP at 1.8V, which is a real-time application running on an Internet audio evaluation module experimentally and we obtained 32-60% power reduction on various music source data.
- 社団法人電子情報通信学会の論文
- 2003-04-01
著者
-
Itoigawa Masayasu
The Authors Are With Application Specific Products Worldwide Development Dsp Development Japan Tsuku
-
TAKAHASI Hiroshi
The authors are with Application Specific Products Worldwide Development, DSP development Japan, Tsu
-
IKENO Rimon
The authors are with Application Specific Products Worldwide Development, DSP development Japan, Tsu
-
TOYONOH Yutaka
The authors are with Application Specific Products Worldwide Development, DSP development Japan, Tsu
-
TAKEGAMA Akihiro
The authors are with Application Specific Products Worldwide Development, DSP development Japan, Tsu
-
IKEZAKI Yasumasa
The authors are with Application Specific Products Worldwide Development, DSP development Japan, Tsu
-
URASAKI Tohru
The authors are with Application Specific Products Worldwide Development, DSP development Japan, Tsu
-
SATOH Hitoshi
The authors are with Application Specific Products Worldwide Development, DSP development Japan, Tsu
-
MATSUMOTO Yoshinari
The author is with Software Laboratory, Digital Consumer Electronics Solutions Company, Texas Instru
-
Ikeno Rimon
Dsp Development Japan Worldwide Development Application Specific Products Tsukuba Technology Center
-
Ikeno R
Texs Instruments Japan Tsukuba‐shi Jpn
-
Urasaki Tohru
The Authors Are With Application Specific Products Worldwide Development Dsp Development Japan Tsuku
-
Toyonoh Yutaka
Dsp Development Japan Worldwide Development Application Specific Products Tsukuba Technology Center
-
Ikezaki Yasumasa
Dsp Development Japan Worldwide Development Application Specific Products Tsukuba Technology Center
-
Takegama Akihiro
Dsp Development Japan Worldwide Development Application Specific Products Tsukuba Technology Center
-
Takahasi Hiroshi
The Authors Are With Application Specific Products Worldwide Development Dsp Development Japan Tsuku
-
Matsumoto Yoshinari
The Author Is With Software Laboratory Digital Consumer Electronics Solutions Company Texas Instrume
-
Takahashi H
Graduate School Of Science And Engineering Ehime University
-
Satoh Hitoshi
The Authors Are With Application Specific Products Worldwide Development Dsp Development Japan Tsuku
関連論文
- 省エネ組込みヘテロジニアス・マルチチップ積層COOL Systemの開発
- A 100 MIPS High Speed and Low Power Digital Signal Processor (Special Issue on Low-Power and High-Speed LSI Technologies)
- A 1.5 V, 200 MHz, 400 MIPS, 188μA/MHz and 1.2 V, 300 MHz, 600 MIPS, 169μA/MHz Digital Signal Processor Core for 3G Wireless Applications(Low-Power System LSI, IP and Related Technologies)
- High-Speed and Low-Power Techniques of Hardware and Software for Digital Signal Processors
- A Circuit Library for Low Power and High Speed Digital Signal Processor
- DTMOSのドレイン電流特性のデザインパラメータ依存性とその最適化
- Fabrication and Characterization of InGaAs/InAlAs Insulated Gate Pseudomorphic HENTs Having a Silicon Interface Control Layer
- Computer-Aided Diagnosis System for Comparative Reading of Helical CT Images for the Detection of Lung Cancer
- フローティングボディ型SOI MOSFETにおける正孔引き抜き機構のシミュレーション評価
- フローティングボディ型SOI MOSFETにおける正孔引き抜き機構のシミュレーション評価
- フローティングボディ型SOI MOSFETにおける正孔引き抜き機構のシミュレーション評価
- フローティングボディ型SOI MOSFETにおける正孔引き抜き機構のシミュレーション評価
- Device Parameter Estimation of SOI MOSFET Using One-Dimensional Numerical Simulation Considering Quantum Mechanical Effects
- Addressing Defect Coverage through Generating Test Vectors for Transistor Defects
- Maximizing Stuck-Open Fault Coverage Using Stuck-at Test Vectors
- Fault Simulation and Test Generation for Transistor Shorts Using Stuck-at Test Tools
- Post-BIST Fault Diagnosis for Multiple Faults
- Fault Diagnosis on Multiple Fault Models by Using Pass/Fail Information
- ヘテロジニアス・マルチコア/マルチチップによる低消費電力画像処理のための機能分散処理ソフトウェア
- ヘテロジニアス・マルチコア/マルチチップによる低消費電力画像処理のための機能分散処理ソフトウェア
- An Alternative Test Generation for Path Delay Faults by Using N_i-Detection Test Sets(Test)(Dependable Computing)
- An Alternative Test Generation for Path Delay Faults by Using N_i-Detection Test Sets
- Diagnosing Crosstalk Faults in Sequential Circuits Using Fault Simulation(Special Issue on Test and Verification of VLSI)
- 3次元積層LSI開発のためのスケーラブルなプロトタイピング・システム(アーキテクチャ設計2,システムオンシリコンを支える設計技術)
- A Study for Testability of Redundant Faults in Combinational Circuits Using Delay Effects
- 回路シミュレーションを用いたスイッチングエネルギー最小化のための最適デバイスパラメータ設計
- 回路シミュレーションを用いたスイッチングエネルギー最小化のための最適デバイスパラメータ設計
- 回路シミュレーションによるVLSIプロセスパラメータ最適設計法
- Generation of Diagnostic Tests for Transition Faults Using a Stuck-At ATPG Tool
- High-Throughput Electron Beam Direct Writing of VIA Layers by Character Projection with One-Dimensional VIA Characters