METHOD FOR PREDICTION OF DISLOCATION GENERATION IN SILICON SUBSTRATES OF SEMICONDUCTOR DEVICES
スポンサーリンク
概要
- 論文の詳細を見る
In semiconductor devices, the stresses in the silicon substrate sometimes produces dislocations during high-temperature fabricating processes. Although most of the dislocations are generated at stress singularity fields, dislocation generation has been discussed without paying attention to stress-singularity matters. This paper shows that dislocation generation can be predicted considering stress singularity problem. In the experiments discussed, silicon substrates with stressed thin film bands, at whose edges the stress singularity fields were formed, were used as specimens. The strength of the singularities was controlled by changing the bandwidth. Data concerning whether or not dislocations appeared was compared with the values of the singularity parameter. This comparison was performed for two structures of thin films and at three temperatures, and the results show that the singularity parameter can be used to predict the generation of dislocations.
- 社団法人日本材料学会の論文
- 1998-12-15
著者
-
MIURA Hideo
Mechanical Engineering Research Laboratory, Hitachi, Ltd.
-
Kitano Makoto
Mechanical Engineering Research Laboratory Hitachi Ltd.
-
Ohta Hiroyuki
Mechanical Engineering Research Laboratory Hitachi Ltd.
-
Miura Hideo
Mechanical Engineering Research Laboratory Hitachi Lid.
-
Miura Hideo
Mechanical Engineering Research Laboratory Hitachi Ltd.
関連論文
- Molecular Dynamics Study of Stress Effects on Raman Frequencies of Crystalline Silicon
- Reliability Enhancement of Solder Joints Made by a Void Free Soldering process
- Mechanical Stress Simulation for Highly Reliable Deep-Submicron Devices (Special Issue on TCAD for Semiconductor Industries)
- Stress Analysis of Transistor Structures Considering the Internal Stress of Thin Films
- Stress Analysis in Silicon Substrates during Thermal Oxidation
- Residual Stress in Silicon Substrate with Shallow Trenches on Surface after Local Thermal Oxidation
- Residual Stress Measurement in Silicon Substrates after Thermal Oxidation
- OS10(2)-5(OS10W0102) Standard Mechanical Testings for Solders : JSMS Recommendation
- Thermal Stability of Pt Bottom Electrodes for Ferroelectric Capacitors
- B24-072 STRESS-OPTIMIZATION DESIGN OF A THIN-FILM SEMICONDUCTOR DEVICE
- METHOD FOR PREDICTION OF DISLOCATION GENERATION IN SILICON SUBSTRATES OF SEMICONDUCTOR DEVICES
- Effect of Phosphorus Doping on Crystallization-Induced Stress of Silicon Thin Films
- Stress Analysis for Chip–Package Interaction of Cu/Low-$k$ Multilayer Interconnects