Reduction of Access Resistance of InP/InGaAs Composite-Channel MOSFET with Back-Source Electrode
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we report a reduction in the access resistance of InP/InGaAs composite-channel metal-oxide-semiconductor field-effect-transistors (MOSFETs) with a back-source electrode. The source region has two electrodes. The source electrode on the surface side is connected to the channel through a doped layer and supplies the electrons. The back-source electrode is constructed under the channel layer and is insulated from the doped layer in order to avoid current leakage. The function of the back-source electrode is to increase the carrier concentration in the channel layer of the source region. In the simulation, the electron density in the channel layer is almost doubled by the effect of the back-source voltage. The fabricated III-V MOSFET has a channel length of 6 µm. A 6% increase in the maximum drain current density (Id) and a 6.8% increase in the transconductance (gm) (Vd=2V) are observed. The increase in the carrier density in the channel is estimated to be 20% when the applied voltage of the back-source electrode is 6V.
- The Institute of Electronics, Information and Communication Engineersの論文
- 2012-05-01
著者
-
IKEDA Shunsuke
Tokyo Institute of Technology, Department of Physical Electronics
-
Kanazawa Toru
Department Of Physical Electronics Tokyo Institute Of Technology
-
Yonai Yoshiharu
Department Of Physical Electronics Tokyo Institute Of Technology
-
Kato Atsushi
Department Of Physical Electronics Tokyo Institute Of Technology
-
Miyamoto Yasuyuki
Tokyo Inst. Technol. Tokyo Jpn
-
Yonai Yoshiharu
Tokyo Institute Of Technology
-
Kanazawa Toru
Tokyo Institute Of Technology
-
KATO Atsushi
Tokyo Institute of Technology
-
Ikeda Shunsuke
Tokyo Institute Of Technology
-
Miyamoto Yasuyuki
Tokyo Institute of Technology
関連論文
- Fabrication of InP/InGaAs DHBTs with buried SiO_2 wires(Session 2B : Graphene and III-Vs)
- Fabrication of InP/InGaAs DHBTs with buried SiO_2 wires(Session 2B : Graphene and III-Vs)
- Estimation of Collector Current Spreading in InGaAs SHBT Having 75-nm-Thick Collector
- Current Gain and Voltage Gain in Hot Electron Transistors without Base Layer(THz Devices,Heterostructure Microelectronics with TWHM2005)
- Double-Slit Interference Observation of Hot Electrons in Semiconductors : Analysis of Experimental Data
- Submicron InP/InGaAs Composite-Channel Metal-Oxide-Semiconductor Field-Effect Transistor with Selectively Regrown n^+-Source
- Fabrication of Vertical InGaAs Channel Metal-Insulator-Semiconductor Field Effect Transistor with a 15-nm-Wide Mesa Structure and a Drain Current Density of 7MA/cm^2
- 招待講演 InGaAs/InP MISFET with epitaxially grown source (Silicon devices and materials)
- 招待講演 InGaAs/InP MISFET with epitaxially grown source (Electron devices)
- Erratum: “InP/InGaAs Composite Metal--Oxide--Semiconductor Field-Effect Transistors with Regrown Source and Al2O3 Gate Dielectric Exhibiting Maximum Drain Current Exceeding 1.3 mA/μm”
- Estimation of collector current spreading in InGaAs SHBT having 75-nm-thick collector
- Estimation of collector current spreading in InGaAs SHBT having 75-nm-thick collector
- InP/InGaAs Composite Metal-Oxide-Semiconductor Field-Effect Transistors with Regrown Source and Al_2O_3 Gate Dielectric Exhibiting Maximum Drain Current Exceeding 1.3mA/μm
- Fabrication of InP/InGaAs DHBTs with Buried SiO_2 Wires
- Effect of Rotary Cutting Tool Posture on Machining Performance utilizing Multi-Tasking Lathe
- Reduction of Access Resistance of InP/InGaAs Composite-Channel MOSFET with Back-Source Electrode
- Plasma Transport in Periodic Magnetic Field by Permanent Ring Magnets