Two-Stage Configurable Decoder Model for Domain Specific FEC Decoder Design

スポンサーリンク

概要

• 論文の詳細を見る
• 2011-12-01

著者

• Takeuchi Yoshinori

  Osaka University

• Imai Masaharu

  Osaka University

• Imai Masaharu

  Graduate School Of Information Science And Technology Osaka University

• SAKANUSHI Keishi

  Osaka University

• Sakanushi K

  Graduate School Of Information Science And Technology Osaka University

• Takeuchi Yoshinori

  Graduate School Of Information Science And Technology Osaka University

• Taniguchi Ittetsu

  Graduate School Of Information Science And Technology Osaka University

• TANIGUCHI Ittetsu

  Ritsumeikan University

• KOBAYASHI Ayataka

  Osaka University

• Masaharu Imai

  Osaka University

関連論文

• Software Development Tool Generation Method Suitable for Instruction Set Extension of Embedded Processors
• EQ-Sequences for Coding Floorplans(Floorplan)(VLSI Design and CAD Algorithms)
• COMBINING GLOBAL AND SIMPLIFIED PARTS-BASED APPROACH TO ESTIMATE HUMAN BODY CONFIGURATION(International Workshop on Advanced Image Technology 2005)
• Code Efficiency Evaluation for Embedded Processors(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)
• Optimal Scheme for Search State Space and Scheduling on Multiprocessor Systems
• Reconfigurable AGU : An Address Generation Unit Based on Address Calculation Pattern for Low Energy and High Performance Embedded Processors
• Efficient Method to Generate an Energy Efficient Schedule Using Operation Shuffling
• Heart Instantaneous Frequency Based Estimation of HRV from Blood Pressure Waveforms
• DETERMINATION OF CORRESPONDENCE BETWEEN AUDIO AND VISUAL EVENTS THROUGH ACTIVE MOTION(International Workshop on Advanced Image Technology 2007)
• DETERMINATION OF CORRESPONDENCE BETWEEN AUDIO AND VISUAL EVENTS THROUGH ACTIVE MOTION
• FOREWORD (Special Issue on Synthesis and Verification of Hardware Design)
• Generation of Pack Instruction Sequence for Media Processors Using Multi-Valued Decision Diagram(System Level Design,VLSI Design and CAD Algorithms)
• JPEG Encoder Design Space Exploration Using the ASIP Development System: PEAS-3 (特集:システムLSIの設計技術と設計自動化)
• VLSI Architecture for Real-Time Fractal Image Coding Processors (Special Section of Selected Papers from the 12th Workshop on Circuit and Systems in Karuizawa)
• Heuristic Instruction Scheduling Algorithm Using Available Distance for Partial Forwarding Processor
• AS-1-2 ASIP Meister : An ASIP Design Environment
• Two-Stage Configurable Decoder Model for Domain Specific FEC Decoder Design
• A Small-Area and Low-Power SoC for Less-Invasive Pressure Sensing Capsules in Ambulatory Urodynamic Monitoring
• Software Development Tool Generation Method Suitable for Instruction Set Extension of Embedded Processors
• A Low-power ASIP Generation Method by Extracting Minimum Execution Conditions
• Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)
• A Low-power ASIP Generation Method by Extracting Minimum Execution Conditions

もっと見る 閉じる

スポンサーリンク