Software Development Tool Generation Method Suitable for Instruction Set Extension of Embedded Processors
スポンサーリンク
概要
- 論文の詳細を見る
This paper proposes a method of software development tool generation suitable for instruction set extension of existing embedded processors. The key idea in the proposed method is to enhance a base processors toolchain by adding plugins, which are software components that handle additional instructions and registers. The proposed method can generate a compiler, assembler, disassembler, and instruction set simulator. Generated compilers with the plugins provide intrinsic functions that are translated directly into the new instructions. To demonstrate that the proposed method works effectively, this paper presents an experimental result of the proposed method in the study of adding SIMD instructions to the embedded microprocessor V850. In the experiment, by using intrinsic functions, the compiler generated good code with only 7% increase in the number of instructions against the hand-optimized assembly codes.
著者
-
Kumura Takahiro
NEC Corporation
-
Taga Soichiro
Kwansei Gakuin University
-
Ishiura Nagisa
Kwansei Gakuin University
-
Takeuchi Yoshinori
Osaka University
-
Imai Masaharu
Osaka University
関連論文
- Software Development Tool Generation Method Suitable for Instruction Set Extension of Embedded Processors
- High-Level Synthesis of Software Function Calls
- Optimal Scheme for Search State Space and Scheduling on Multiprocessor Systems
- Reconfigurable AGU : An Address Generation Unit Based on Address Calculation Pattern for Low Energy and High Performance Embedded Processors
- FOREWORD (Special Issue on Synthesis and Verification of Hardware Design)
- Generation of Pack Instruction Sequence for Media Processors Using Multi-Valued Decision Diagram(System Level Design,VLSI Design and CAD Algorithms)
- VLSI Architecture for Real-Time Fractal Image Coding Processors (Special Section of Selected Papers from the 12th Workshop on Circuit and Systems in Karuizawa)
- Heuristic Instruction Scheduling Algorithm Using Available Distance for Partial Forwarding Processor
- Two-Stage Configurable Decoder Model for Domain Specific FEC Decoder Design
- A Low-power ASIP Generation Method by Extracting Minimum Execution Conditions