Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)

スポンサーリンク

概要

• 論文の詳細を見る

• This paper introduces the concept and technology of Application-domain Specific Instruction-set Processor (ASIP). First, VLSI design trend over the decades is overviewed and processors are shown to be expected one of the main components in the System Level Design. Then, the advantage of ASIP over General Purpose Processor (GPP) and Application Specific Integrated Circuit (ASIC) is illustrated. Next, processor hardware description synthesis technology, application program development tool set generation technology, and processor architecture optimization technology are outlined. Then, as an ASIP development environment example, ASIP Meister is explained. Next, an application of ASIP to medical and healthcare is introduced. Finally, the possibility of ASIP as an important component of Multi Processor SoC (MPSoC) is discussed.

• 一般社団法人情報処理学会の論文
• 2010-08-16

著者

• Keishi Sakanushi

  Osaka University

• Keishi Sakanushi

  Graduate School of Information Science and Technology, Osaka University

• Masaharu Imai

  Osaka University

• Yoshinori Takeuchi

  Graduate School of Information Science and Technology, Osaka University

• Masaharu Imai

  Graduate School of Information Science and Technology, Osaka University

• Nagisa Ishiura

  Kwansei Gakuin University

• Nagisa Ishiura

  Graduate School of Science and Technology, Kwansei Gakuin University

関連論文

• Optimal Scheme for Search State Space and Scheduling on Multiprocessor Systems
• Reconfigurable AGU : An Address Generation Unit Based on Address Calculation Pattern for Low Energy and High Performance Embedded Processors
• Efficient Method to Generate an Energy Efficient Schedule Using Operation Shuffling
• Generation of Pack Instruction Sequence for Media Processors Using Multi-Valued Decision Diagram(System Level Design,VLSI Design and CAD Algorithms)
• Heuristic Instruction Scheduling Algorithm Using Available Distance for Partial Forwarding Processor
• Two-Stage Configurable Decoder Model for Domain Specific FEC Decoder Design
• A Small-Area and Low-Power SoC for Less-Invasive Pressure Sensing Capsules in Ambulatory Urodynamic Monitoring
• Software Development Tool Generation Method Suitable for Instruction Set Extension of Embedded Processors
• A Low-power ASIP Generation Method by Extracting Minimum Execution Conditions
• Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)

スポンサーリンク