A Small-Area and Low-Power SoC for Less-Invasive Pressure Sensing Capsules in Ambulatory Urodynamic Monitoring

スポンサーリンク

概要

• 論文の詳細を見る

• To measure the detrusor pressure for diagnosing lower urinary tract symptoms, we designed a small-area and low-power System on a Chip (SoC). The SoC should be small and low power because it is encapsulated in tiny air-tight capsules which are simultaneously inserted in the urinary bladder and rectum for several days. Since the SoC is also required to be programmable, we designed an Application Specific Instruction set Processor (ASIP) for pressure measurement and wireless communication, and implemented almost required functions on the ASIP. The SoC was fabricated using a 0.18µm CMOS mixed-signal process and the chip size is 2.5×2.5mm2. Evaluation results show that the power consumption of the SoC is 93.5µW, and that it can operate the capsule for seven days with a tiny battery.

• 2012-04-01

著者

• Imai Masaharu

  Graduate School Of Information Science And Technology Osaka University

• Sakanushi K

  Graduate School Of Information Science And Technology Osaka University

• Takeuchi Yoshinori

  Graduate School Of Information Science And Technology Osaka University

• Takeuchi Yoshinori

  The Graduate School Of Information Science And Technology Osaka University

• Imai Masaharu

  The Graduate School Of Information Science And Technology Osaka University

• IWATO Hirofumi

  the Graduate School of Information Science and Technology, Osaka University

• SAKANUSHI Keishi

  the Graduate School of Information Science and Technology, Osaka University

• Masaharu Imai

  Osaka University

関連論文

• COMBINING GLOBAL AND SIMPLIFIED PARTS-BASED APPROACH TO ESTIMATE HUMAN BODY CONFIGURATION(International Workshop on Advanced Image Technology 2005)
• Code Efficiency Evaluation for Embedded Processors(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)
• Optimal Scheme for Search State Space and Scheduling on Multiprocessor Systems
• Reconfigurable AGU : An Address Generation Unit Based on Address Calculation Pattern for Low Energy and High Performance Embedded Processors
• Efficient Method to Generate an Energy Efficient Schedule Using Operation Shuffling
• Heart Instantaneous Frequency Based Estimation of HRV from Blood Pressure Waveforms
• DETERMINATION OF CORRESPONDENCE BETWEEN AUDIO AND VISUAL EVENTS THROUGH ACTIVE MOTION(International Workshop on Advanced Image Technology 2007)
• DETERMINATION OF CORRESPONDENCE BETWEEN AUDIO AND VISUAL EVENTS THROUGH ACTIVE MOTION
• Generation of Pack Instruction Sequence for Media Processors Using Multi-Valued Decision Diagram(System Level Design,VLSI Design and CAD Algorithms)
• JPEG Encoder Design Space Exploration Using the ASIP Development System: PEAS-3 (特集:システムLSIの設計技術と設計自動化)
• Heuristic Instruction Scheduling Algorithm Using Available Distance for Partial Forwarding Processor
• AS-1-2 ASIP Meister : An ASIP Design Environment
• Two-Stage Configurable Decoder Model for Domain Specific FEC Decoder Design
• A Small-Area and Low-Power SoC for Less-Invasive Pressure Sensing Capsules in Ambulatory Urodynamic Monitoring
• Software Development Tool Generation Method Suitable for Instruction Set Extension of Embedded Processors
• A Low-power ASIP Generation Method by Extracting Minimum Execution Conditions
• Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)

もっと見る 閉じる

スポンサーリンク