Efficient Method to Generate an Energy Efficient Schedule Using Operation Shuffling
スポンサーリンク
概要
- 論文の詳細を見る
Clustering L0 buffers is effective for energy reduction in the instruction memory caches of embedded VLIW processors. However, the efficiency of the clustering depends on the schedule of the target application. For improving the energy efficiency of L0 clusters, an operation shuffling is proposed, which explores assignment of operations for each cycle, generates various schedules, and evaluates them to find an energy efficient schedule. This approach can find energy efficient schedules, however, it takes a long time to obtain the final result. In this paper, we propose a new method to directly generate an energy efficient schedule without iterations of operation shuffling. In the proposed method, a compiler schedules operations using the result of the single operation shuffling as a constraint. We propose some optimization algorithms to generate an energy efficient schedule for a given L0 cluster organization. The proposed method can drastically reduce the computational effort since it performs the operation shuffling only once. The experimental results show that comparable energy reduction is achieved by using the proposed method while the computational effort can be reduced significantly over the conventional operation shuffling.
- (社)電子情報通信学会の論文
- 2008-02-01
著者
-
IMAI Masaharu
Graduate School of Information Science and Technology, Osaka University
-
Imai Masaharu
Graduate School Of Information Science And Technology Osaka University
-
KOBAYASHI Yuki
Graduate School of Agriculture,Hokkaido University
-
Jayapala Murali
Imec Vzw.
-
RAGHAVAN Praveen
IMEC vzw.
-
CATTHOOR Francky
IMEC vzw.
-
Kobayashi Yuki
Graduate School Of Information Science And Technology Osaka University
-
Kobayashi Yuki
Graduate School Of Agriculture Hokkaido University
-
Imai Masaharu
Graduate School of Electrical and Electronic Engineering Kogakuin University
-
Masaharu Imai
Osaka University
関連論文
- Optimal Scheme for Search State Space and Scheduling on Multiprocessor Systems
- Determination and Molecular Analysis of the Complete Genome Sequence of Two Wild-Type Rabies Viruses Isolated from a Haematophagous Bat and a Frugivorous Bat in Brazil
- Regional Distribution of Two Races of Phialophora gregata f.sp.adzukicola,Causal Agent of Brown Stem Rot of Adzuki Bean,and Their Genetic Diversity of Hokkaido,Northernmost Island of Japan
- Optimal Scheme for Search State Space and Scheduling on Multiprocessor Systems
- Reconfigurable AGU : An Address Generation Unit Based on Address Calculation Pattern for Low Energy and High Performance Embedded Processors
- Efficient Method to Generate an Energy Efficient Schedule Using Operation Shuffling
- Generation of Pack Instruction Sequence for Media Processors Using Multi-Valued Decision Diagram(System Level Design,VLSI Design and CAD Algorithms)
- JPEG Encoder Design Space Exploration Using the ASIP Development System: PEAS-3 (特集:システムLSIの設計技術と設計自動化)
- Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)
- Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)
- Heuristic Instruction Scheduling Algorithm Using Available Distance for Partial Forwarding Processor
- AS-1-2 ASIP Meister : An ASIP Design Environment
- Two-Stage Configurable Decoder Model for Domain Specific FEC Decoder Design
- Effect of Different Intake Levels of Dietary Protein and Physical Exercise on Bone Mineral Density and Bone Strength in Growing Male Rats
- A Small-Area and Low-Power SoC for Less-Invasive Pressure Sensing Capsules in Ambulatory Urodynamic Monitoring
- BS-5-43 Proposed End-to-End Available Bandwidth Estimation Method Using RTT Taking into Account Traffic Load in Return Path(BS-5. Network and Service Design, Control and Management)
- Software Development Tool Generation Method Suitable for Instruction Set Extension of Embedded Processors
- A Low-power ASIP Generation Method by Extracting Minimum Execution Conditions
- Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)