A Novel Process-Compatible Floating Channel Crystallization Technique to Fabricate High-Performance Poly-Si TFTs

スポンサーリンク

概要

論文の詳細を見る
2007-09-19

著者

関連論文

Combined Negative Bias Temperature Instability and Hot Carrier Stress Effects in Low Temperature Poly-Si Thin Film Transistors
A Novel Process-Compatible Floating Channel Crystallization Technique to Fabricate High-Performance Poly-Si TFTs
Improvement of Electrical Characteristics for Novel Fluorine-Incorporated Poly-Si TFTs with TiN Gate Electrode and Pr_2O_3 Gate Dielectric
Fringing Electric Field Effect on 65-nm-Node Fully Depleted Silicon-on-Insulator Devices
The Characteristics and Reliability of Multi-channel Poly-Si TFTs
NBTI-Stress Induced Grain-Boundary Degradation in Low-Temperature Poly-Si Thin-Film Transistors
Characteristics of Polycrystalline Silicon Thin-Film Transistors with Electrical Source/Drain Extensions Induced by a Bottom Sub-Gate
Electrical Enhancement of Polycrystalline Silicon Thin-Film Transistors Using Fluorinated Silicate Glass Passivation Layer
Nonvolatile Flash Memory Devices Using CeO2 Nanocrystal Trapping Layer for Two-Bit per Cell Applications
Nonvolatile Memory Characteristics with Embedded Hemispherical Silicon Nanocrystals
High-$\kappa$ Material Sidewall with Source/Drain-to-Gate Non-overlapped Structure for Low Standby Power Applications
High-Performance Solid-Phase Crystallized Polycrystalline Silicon Thin-Film Transistors with Floating-Channel Structure

もっと見る

スポンサーリンク