Substrate Engineering for Reduction of α-Particle-Induced Charge Collection Efficiency

スポンサーリンク

概要

論文の詳細を見る
1995-08-21

著者

関連論文

A Highly Reliable 0.18μm SOI CMOS Technology for 3.3V/1.8V Operation Using Hybrid Trench Isolation and Dual Gate Oxide
Direct Measurement of Transient Drain Current in PD-SOI MOSFETs Using Nuclear Microprobe for Highly Reliable Device Design
Clarification of Floating-Body Effects on Current Drivability in Deep Sub-Quarter Micron Partially-Depleted SOI MOSFET's
A Novel STI Process from the View Point of Total Strain Process Design for 45nm Node Devices and Beyond
Suppression of Boron Penetration from S/D Extension to improve Gate Leakage Characteristics and Gate-Oxide Reliability for 65nm node CMOS and beyond
Substrate Engineering for Reduction of α-Particle-Induced Charge Collection Efficiency
Layout Independent Transistor with Stress-controlled and Highly Manufacturable STI Process
Advanced Retrograde Well Technology for 90-nm-node Embedded SRAM by High-Energy Parallel Beam
Saturation Phenomenon of Stress Induced Gate Leakage Current
High Performance 0.2μm Dual Gate CMOS by Suppression of Transient-Enhanced-Diffusion Using Rapid Thermal Annealing Technologies
Clarification of Nitridation Effect on Oxidation Methods
Reliability of Non-Uniformly Doped Channel (NUDC) MOSFETs for Sub-Quarter-Micron Region
Impact of Nitrogen Implantation on Highly Reliable Sub-Quarter Micron LDD MOSFETs
High-Speed 0.5μm SOI 1/8 Frequency Divider with Body-Fixed Structure for Wide Range of Applications
Optimum Voltage Scaling and Structure Design for the Low Voltage Operation of FN Type Flash EEPROM with High Reliability and Constant Programming Time
80nm High Performance CMOSFET with Low Gate Leakage Current Using Conventional Thin Gate Nitric Oxide

もっと見る

スポンサーリンク