Layout Independent Transistor with Stress-controlled and Highly Manufacturable STI Process

スポンサーリンク

概要

論文の詳細を見る
2006-09-13

著者

関連論文

Improvement of Device Characteristics Variation by using a Body-Bias Controlling Technology Based on a Hybrid Trench Isolated SOI
A Novel STI Process from the View Point of Total Strain Process Design for 45nm Node Devices and Beyond
Suppression of Boron Penetration from S/D Extension to improve Gate Leakage Characteristics and Gate-Oxide Reliability for 65nm node CMOS and beyond
Substrate Engineering for Reduction of α-Particle-Induced Charge Collection Efficiency
Layout Independent Transistor with Stress-controlled and Highly Manufacturable STI Process
Advanced Retrograde Well Technology for 90-nm-node Embedded SRAM by High-Energy Parallel Beam
Saturation Phenomenon of Stress Induced Gate Leakage Current
High Performance 0.2μm Dual Gate CMOS by Suppression of Transient-Enhanced-Diffusion Using Rapid Thermal Annealing Technologies
Clarification of Nitridation Effect on Oxidation Methods
Reliability of Non-Uniformly Doped Channel (NUDC) MOSFETs for Sub-Quarter-Micron Region
Impact of Nitrogen Implantation on Highly Reliable Sub-Quarter Micron LDD MOSFETs
Diffusion control technique in TiN stacked metal gate electrodes for p-MISFETs

もっと見る

スポンサーリンク